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Abstract
Among the major limitations in high-speed communications and high-
resolution radars is the lack of efficient and powerful signal sources
with low distortion. Microwave and millimeter-wave (mm-wave) sig-
nal power is needed for signal transmission. Progress in signal genera-
tion stems largely from the application of novel materials like gallium-
nitride (GaN) and silicon-carbide (SiC) and fabrication of indium-
phosphide (InP) based transistors.
One goal of this thesis is to assess GaN HEMT technology with re-
spect to linear efficient signal power generation. While most reports on
GaN HEMT high-power devices concentrate on one-tone performance,
this study also encompasses two-tone intermodulation distortion mea-
surements. An 8GHz two-stage power amplifier (PA) MMIC was de-
veloped. Harmonic tuning was performed to enhance the power-added
efficiency (PAE). The transistors were biased in deep class-AB where
low distortion and high PAE were observed. The estimated output
power of 42.5 dBm and PAE of at least 31.3% are comparable to the
state-of-the-art results reported for GaN HEMT MMIC amplifiers.
Wireless communication systems planned in the near future will
operate at E-band, around 71-86 GHz, and require mm-wave-PAs to
boost the transmitted signal over distances of 1-2 km. The second
goal of this thesis is a technology study and development of an InP
HBT based E-band PA. The InP HBT technology was chosen based
on the high power density and voltage operation reported for these de-
vices. Characteristics of a 1.5µm InP HBT and a 0.21µm SiGe HBT
were compared by means of their models. For that purpose, the SiGe
HBT was accurately characterized using VBIC95 model. The model-
ing work included developing a de-embedding method and application
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of direct parameter extraction. The comparison between the HBTs
revealed, among others, that SiGe HBT devices operate at a much
higher current density and develop a lower junction temperature than
the InP HBT. The InP HBT offers, however, higher breakdown volt-
age. A two-stage InP HBT PA was developed. Record performance
are predicted: an output power of ∼150 mW with PAE of 15%. The
measured gain was 7.5 dB at 77GHz and relative bandwidth was 45%.
Resistive loadings were used to ensure even and odd-mode stability.
Another need in many direct conversion systems and image reject
receivers is to generate signals with quadrature offset. Construction of
mm-wave quadrature voltage controlled oscillators (QVCOs) is chal-
lenging because of the high sensitivity to the circuit parasitics and
lack of transistor gain. Third goal of this thesis is to address these
problems. Deleterious effects of interconnects and HBT parasitics on
a differential oscillator were characterized. A QVCO comprising two
coupled differential InP HBT LC-oscillators was developed. A sim-
ple method of predicting parasitic oscillations was proposed. The fre-
quency tuning combines modulation of the coupling strength and mod-
ulation of the HBT capacitances. An output power of -14.7 dBm per
single-ended output and state-of-the-art frequency and tuning range
of 37-47.8 GHz were measured. Simulated phase noise ranged from
-85 to -88 dBc/Hz at 1MHz offset from the carrier.
Resumé
Blandt de vigtiste begrænsende faktorer i højhastighedskommunika-
tion og højopløsning-radarer er forvrængning og en lav effektivitet i
effektsignal-kilderne. Høj effekt er nødvendig for transmission af sig-
naler. Fremgang i genereringen af mikrobølge og millimeterbølge (mm-
bølge) signaler stammer primært fra anvendelsen af de nye materialer
som gallium-nitrit (GaN) og silicium-karbid (SiC) samt fremstilling af
indium-fosfid (InP) transistorer.
Et mål med denne afhandling er at vurdere GaN HEMT teknolo-
gien mht. lineær og effektiv signalgenerering. Mens de fleste artikler
om GaN HEMT effekttransistorer koncentrerer sig om én-tone per-
formances, vil denne undersøgelse også omfatte målinger af to-tone
intermodulation-forvrængning. En 8GHz to-trins effekt forstærker
(PA) MMIC er blevet udviklet. Harmonisk afstemning var foretaget
for at forøge effektiviteten (PAE). Transistorerne blev forspændt i
klasse-AB, hvor en lav forvrængning og et højt PAE blev observeret.
Den estimerede udgangseffekt på 42.5 dBm og mindst 31.3% PAE er i
størrelsesorden med de publicerede state-of-the-art resultater for GaN
HEMT MMIC forstærkere.
Trådløse kommunikationssystemer planlagt til den nære fremtid vil
operere ved E-bånd, 71-86 GHz, og de mangler mm-bølge PA’er, der
muliggør trådløs signaltransmission over afstande på 1-2 km. Det an-
det mål med denne afhandling er teknologiundersøgelse og udvikling
af en E-bånds PA. InP HBT teknologi blev valgt pga. de høje effek-
tætheder og operationsspændinger rapporteret for disse transistorer.
Egenskaber af en InP HBT og en SiGe HBT blev sammenlignet ved
hjælp af deres transistormodeller. Med dette formål blev en 0.21µm
SiGe HBT nøjagtigt karakteriseret vha. VBIC95 model. Modeller-
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ingsarbejdet inkluderede udvikling af en ’de-embedding’ metode og
anvendelsen af direkte parameterekstraktion. Sammenligning mellem
HBT’ene afslørede bl.a. at SiGe HBT’en opererer ved meget højere
strømtæthed og udvikler en lavere temperatur end den brugte InP
HBT. InP HBT’en har dog en højere overslagsspænding. En totrins
InP HBT PA er blevet udviklet. Rekord performance niveauer blev
simularet: en udgangseffekt på 150mW samt PAE på 15%. Den målte
forstærkning ved 77 GHz var 7.5 dB og Den relative 3dB båndbredde
var 45%. Resistive belastninger blev brugt for at sikre ’even-mode’ og
’odd-mode’ stabiliteten.
I mange systemer for direkte konvertering og i modtagere med spe-
jlfrekvensundertrykkelsen er det desuden nødvendigt at kunne generere
signaler med kvadraturforhold. Konstruktion af mm-bølge spænd-
ingskontrolerede kvadratur-oscillatorer (QVCO’er) er besværlig pga.
en høj følsomhed overfor de parasitiske effekter og manglende transis-
torforstærkning. Det tredje mål med denne afhandling er behandling
af disse problemer. Den skadelige indvirkning af forbindelseslinier og
HBT’ens parasitiske elementer på en differential oscillator var anal-
yseret. En QVCO bestående af to koblede InP HBT LC-oscillatorer
blev udviklet. En simpel metode til at forudsige parasitiske oscilla-
tioner er forelagt. Frekvensafstemningen kombinerer modulering af
koblingsstyrken og modulering af HBT kapacitanserne. En udgangsef-
fekt på -14.7 dBm per kanalen, samt en state-of-the-art frekvens og
afstemningsområde, 37-47.8 GHz, var målt. Den simulerede fasestøj
ligger imellem -85 og -88 dBc/Hz ved 1MHz afstand fra bærebølgen.
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Chapter 1
Introduction
This chapter will first introduce the general background and research
focus of this work. Thereafter, a thesis overview will provide more
detailed explanation of the problems to be dealt with in the thesis.
1.1 Background and Research Focus
Systems for communications and radar applications operating at mi-
crowave (1-30 GHz) and millimeter-wave (30-300 GHz) frequencies
require efficient generation of signal power. The efficient signal power
generation is an area of importance for industry, and research is on-
going in application areas such as base stations for mobile commu-
nications, wireless broadband and radar systems. Signal power is
needed for signal transmission and its generation is limited by the
device performance. Distortion in communication channels and radar
applications originates to a large extent from power amplifiers (PAs).
Moreover, power consumption in a transmitter is highly dependent on
power amplifier’s efficiency. This thesis attempts to find best combi-
nation of technology and circuit to obtain optimum performance.
Many satellite transmitters and base stations for microwave com-
munications still use vacuum tubes in the power amplifiers, especially
when high power levels, such as hundreds or thousands of Watts, are
needed. Improvements in solid-state technology developments enable
replacement of the vacuum tubes with semiconductor devices that
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are lighter and have longer lifetime. Gallium-nitride (GaN) is a wide-
bandgap material projected to overcome the current power limitations
of silicon (Si) and gallium-arsenide (GaAs) based devices. GaN based
high electron mobility transistors (HEMTs) supporting high voltages
and currents have been reported by many groups [1–4]. Some of the
interesting applications are cellular phone base-stations, fixed point-
to-point microwave links, satellite communication systems and radar
applications ranging up to Ka-band (26.5-40 GHz).
One objective of this thesis is to investigate the possibilities of
the GaN HEMT technology for linear and efficient signal power gen-
eration. Reported results on GaN-based high-power devices and am-
plifiers mainly concentrate on one-tone output power and efficiency
performance. The signal generation in this thesis will rely on one-tone
and two-tone experiments and a design of an 8GHz monolithic mi-
crowave integrated circuit (MMIC) PA addressing high power, linear-
ity and efficiency. The 8GHz power amplifier has potential application
in X-band satellite uplink communication systems. X-band frequency
range has been historically reserved to support the government and
military communication needs in number of countries. Various com-
munication satellites including WGS, XTAR-EUR, DCSC, Spainsat,
Koreasat and Skynet, uses the 7.25-7.75GHz range for downlink and
7.9-8.4GHz for uplink data transmission.
Among the promising application fields for millimeter-wave power
amplifiers are 76-77 GHz automotive radars, W-band (75-105GHz)
military radars as well as the two emerging high-capacity wireless
communication systems operating in 57-64GHz range and at E-band,
respectively. Wide bandwidths available for these two communication
standards enable data transmission beyond 1 Gb/second. Such data
rates exceed the possibilities of nowadays microwave communication
links, as indicated in Fig.1.1.
High attenuation in the atmosphere around 60GHz, 10-15 dB/km,
mainly caused by oxygen molecular absorption [6, 7], makes this fre-
quency range suitable for all kind of short-range wireless communica-
tions such as wireless local/personal area network (WLAN/ WPAN)
applications [8, 9].
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Figure 1.1: Data capacities plotted versus distances for various mi-
crowave and mm-wave communication systems indicate market po-
tential of E-band systems [5].
The E-band refers to a 10 GHz licensed spectrum split into two
bands, 71-76 GHz and 81-86 GHz, respectively. It is suitable for long-
range data transmission between two fixed locations, since the two
bands occur within the ’atmospheric window’, where the attenuation
is relatively low, 0.2-1 dB/km. The attenuation, however, substan-
tially increases with rate of rainfall [7]. The full allocated 71-76GHz
spectrum may be used for transmission from one side, and the 81-86
GHz spectrum from the other side of a full-duplex communication
link [10]. Requirement to concentrate the emitted power in a nar-
row beam allows large number of point-to-point links within a small
geographic area.
E-band wireless communications will become important as the mi-
crowave backhaul for high-speed data transmission. Increasing de-
mands for high data-rates necessitate use of spectrally efficient mod-
ulation schemes, which in turn require linear power amplification. A
solution is to operate the amplifier at lower power levels (in back-off).
As the generation of E-band signal power is already difficult enough
owing to device scaling, the high-power amplifiers are considered to
be one of the most critical components of E-band communication sys-
tems. An E-band power amplifier is typically required to deliver an
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output power of Pout>100mW . In this thesis, design of E-band PA
MMIC complying with this requirement was undertaken. The design
was based on InP heterojunction bipolar transistor (HBT) technology.
The choice of InP HBT technology relied on a detailed analysis
of the capabilities of commonly utilized MMIC technologies. Nowa-
days mm-wave power MMICs based on silicon-germanium (SiGe) HBT
technologies have similar power and efficiency performance to those
of the InP HBT MMICs, despite of quite different material proper-
ties. A deeper understanding of the characteristics of the two HBT
technologies will be obtained by comparing the model parameters and
simulated performance of two specific HBTs. For that purpose, a large-
signal modeling of a mm-wave SiGe HBT will be demonstrated in this
thesis. Modeling of the InP HBT has been performed elsewhere [11].
Besides power amplifiers, communication systems require low-phase-
noise tuneable oscillators. Millimeter-wave oscillators are required
to generate ever increasing frequencies, and generation of an ade-
quate signal power becomes difficult. Moreover, signals with quadra-
ture phase relationship are of particular importance for quadrature
(de)modulators, direct-conversion transceivers and image rejection mix-
ers. Only limited work has been published on design and analysis
of mm-wave quadrature voltage controlled oscillators (QVCO). Con-
struction of mm-wave QVCOs is challenging, because the performance
is limited by circuit complexity, lack of transistor gain and high con-
ductor losses. These problems are addressed in this thesis through the
design of a monolithic mm-wave QVCO. High oscillation frequency
is the main goal of this work. This will also become a first QVCO
developed in InP HBT technology.
1.2 Thesis overview
The main part of the thesis is divided into eight chapters.
Chapter 1 began with an introduction to this work.
Chapter 2 continues the introductory part. The developed PA
and QVCO MMICs are discussed as building blocks of two generic
communication transmitters: an X-band phased array for mobile satel-
lite uplink, and an E-band transmitter for fixed point-to-point link.
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Chapter 3 puts the GaN HEMT technology into perspective with
other solid-state technologies considering efficient high-power genera-
tion at X-band. The chapter will thereafter review state-of-the-art
with regards to different technologies employed in the manufacturing
of mm-wave power amplifiers and oscillators. The motivation for the
choice of the InP HBT technology for E-band power amplifier and
QVCO will be explained. Basic description of the investigated pro-
cesses will be given. These are: 0.35µm GaN HEMT, 1.5µm InP
HBT and BiCMOS process containing 0.21µm SiGe HBT. Accuracy
of available transistor models will also be discussed.
Chapter 4 presents the development of GaN HEMT amplifier in-
cluding the two-tone characterization of the device intermodulation
distortion, bias point selection and the applied second harmonic ma-
nipulation technique for PAE enhancement.
Chapter 5 compares the SiGe and InP HBT model parameters
and simulations with respect to E-band signal power generation and
amplification. In connection with this, detailed description of a small-
signal and VBIC95 model parameter extraction for SiGe HBT is given
together with a suggested technique for de-embedding of the test-
structure parasitics. Preliminary considerations regarding the InP
HBT E-band power amplifier design are outlined.
Chapter 6 continues with the E-band PA development. Common
mm-wave amplifier configurations will be investigated with respect
to electrical stability and gain performance. Details of the design
approach, methods applied for even and odd-mode stability analysis
and achieved performance will be presented.
Chapter 7 is dedicated to the development and characterization
of a QVCO. The open-loop analysis explores the effects of various pas-
sive and HBT parasitics on oscillation frequency and quality factor in
two different mm-wave oscillator topologies. Design guidelines to sup-
press these degradations are suggested. Frequency tuning mechanisms
and their mutual interactions are discussed. A potential instability
within the QVCO is identified and measure to prevent this instability
is presented.
Chapter 8, finally, summarizes the conclusions of this thesis.
Chapter 2
Signal Generation in
Transmitter Front-Ends
Transmitters and receivers in microwave and millimeter-wave wireless
communication links encompass digital and analog subsystems and
antennas. In this chapter, the MMICs developed in this thesis will be
viewed as building blocks in communication transmitter front-ends.
One promising application for the linear efficient GaN HEMT X-
band power amplifier MMIC is phased array for mobile satellite com-
munications. Basic description of the phased array transmitter will be
provided with emphasis on the beam forming network.
InP HBT MMICs designed in this thesis are power amplifier and
QVCO. The suggested transmitter for E-band communications will
serve as the potential application example for the two MMICs. The
upconverter subsystem employs a sub-harmonic mixer to enable use
of the QVCO operating at around half of the desired frequency.
2.1 X-band Phased Array
Phased arrays for satellite communications have been developed for
both submarine, naval, airborne and terrestrial use [12–14]. They are
widely used for these purposes because they allow electronic beam-
forming, resulting in more reliable operation in comparison to me-
chanically steered antennas.
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Fig.2.1 shows the basic architecture of the phased-array involving
a frequency upconverter, beam-forming network (BFN) and antennas
arranged into one-dimensional array. The BFN consists of driver am-
plifier (DA), power dividers, variable phase-shifters and output power
amplifier (PA) MMICs. The elevation of the antenna beam is electron-
ically controlled by adjusting the relative phase-shift of the feeding
signals. The phased arrays are often two-dimensional, which makes
it possible to steer the beam in azimuth direction as well. Here me-
chanical control is assumed in azimuth. The upconverter is needed to
translate the modulated signal at intermediate frequency (IF) to RF
frequency which is between 7.9 and 8.4 GHz for the X-band uplink
applications. The RF signal is then amplified by the driver amplifier
DA to obtain sufficient power level. The power signal is equally split
into eight channels using the Wilkinson power dividers. The objective
of this work is to develop the PA MMIC building block.
Satellite
Phase
front
Antenna beam
Phase
shifters
RF
Upconverter
IF
IF-
input
DA
PA
PA
PA
PA
PA
PA
PA
PA
Figure 2.1: Basic configuration of the X-band phased array.
At high power levels, where voltage and current excursions in a
transistor reach their limits, output signal becomes distorted. An un-
desirable consequence of the signal distortion in X-band satellite com-
munications is adjacent channel interference [15]. Moreover, the power
amplifier distortion can increase symbol-error probability in communi-
cation links [16]. A simple way to study the nonlinear transistor behav-
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ior is to measure the third order intermodulation distortion (IMD3),
when the transistor is excited by two tones at frequencies fA and fB,
respectively. Then the expression for IMD3 is
IMD3 =
Po
PIM3
(2.1)
where Po is the output power at one of the fundamental tones (at fA
or fB) and PIM3 is the output power of one of the intermodulation
products (at 2fA − fB or 2fB − fA). Such test has been carried out
during the power amplifier design and will be described in chapter 4.
Forcing the transistors into gain compression is not desirable with
respect to the signal distortion. Transistors, however, tend to operate
most efficiently under this regime. Power added efficiency (PAE) is
a conventional measure of an amplifiers ability to convert DC-power
and input signal power into the useful output signal power. The PAE
is given by
PAE =
Pout − Pin
PDC
=
Pout
PDC
(
1− 1
GP
)
(2.2)
where Pout is the output power, Pin is the available input power, PDC
is the consumed DC-power and Gp is the available power gain of the
amplifier. According to the eq.(2.2), the PAE tends to increase with
Pout. In practice, however, the PAE starts to drop above certain input
power level at which Gp is sufficiently compressed. Low PDC at high
Pout results in high PAE and reduced device junction temperature
with a consequent improvement in reliability. Moreover, the amplifiers
PAE is of vital importance for battery lifetime and heat generation in
portable and spaceborne applications.
Power gain is another important parameter of the PA MMIC in
the phased-array example in the Fig.2.1. Suppose that the PA MMIC
also can serve as the DA driver amplifier. If the DA MMIC should
be able to drive eight PAs, the PAs must provide sufficient gain. In
order to estimate the minimum required gain, it will be assumed that
the phase-shifter and Wilkinson divider exhibit 4dB and 0.5dB loss as
reported in references [17] and [18], respectively. The required drive
level becomes
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PDA = PPA −GPA + 4 + 10 log10(8) + 3× 0.5 [dB] (2.3)
= PPA −GPA + 14.5 [dB] (2.4)
where GPA is the power gain of the PA, PPA and PDA are the output
powers of the PA and DA MMICs, respectively. If the PA MMIC also
should be useful as the DA driver, this would imply PPA=PDA in the
equation above. Hence, the minimum required gain would become
GPA=14.5 dB. Obviously, larger GPA would relax the requirement
on the DA output power capability. The gain requirement of >14.5
dB calls for two-stage solution, since X-band MMIC power amplifiers
usually exhibits around 8-12 dB gain per stage [19–36].
2.2 E-band Transmitter
Quadrature oscillators are often used in quadrature (de)modulators,
direct-conversion systems and subharmonic mixers. Design of quadra-
ture oscillator operating at E-band spectrum 71-86 GHz is highly
challenging, because of the lack of transistor gain, high conductor
losses and circuit complexity, all of which limit the generated signal
power. One solution to this problem is to employ a sub-harmonic
mixer, which uses a double of the oscillator frequency. Basic trans-
mitter structure incorporating such a mixer is depicted in the Fig.2.2.
The power amplifier (PA) and local oscillator (LO) for this system were
developed during this thesis. Various active double-balanced subhar-
monic mixers requiring quadrature LO signals have been reported in
references [37–39].
The incoming signal VIF is modulated using an intermediate fre-
quency fIF . The IF frequency is assumed to be 2.5 GHz. The IF-
spectrum is then upconverted by the mixer to the E-band frequency
range. The mixer is pumped by the two LO signals amplified by the
two buffers. The two LO signals at frequency fLO are 90◦ out of phase.
The upper sideband RF frequency is then
fRF = 2fLO + fIF . (2.5)
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Figure 2.2: E-band transmitter front-end. Up: basic transmitter archi-
tecture. Down: frequency spectrum at the output of the upconverter.
The second harmonic of the local oscillator, 2fLO, which falls near
the desired RF band, tend to be suppressed in sub-harmonic mixer
[37,40]. The undesired components like LO-leakage at fLO, IF-leakage
at fIF and image frequency 2fLO-fIF are removed by the band-pass
filter (BPF).
In fundamental mixers where LO frequency is near the RF fre-
quency, high-power RF signal at the PA output can couple to the
LO, which perturbs the LO, causing undesired spurs in the oscilla-
tor spectrum [41]. Sub-harmonic mixers, however, do not suffer from
this drawback, since LO oscillates far away from the RF signal fre-
quency [42,43].
Anyway, every oscillator exhibits fluctuations of the generated fre-
quency in time - a phenomenon known as phase noise [44]. Oscillator
phase noise originates from the noise sources of the devices in the os-
cillator itself as well as from the externally injected noise. The actual
frequency spectrum of the LO is not an ideal impulse function, but
rather a continuous spectrum with non-zero bandwidth centered on
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fLO. Hence, the mixer is not driven by an ideally stable frequency.
As a result, the information carried in the phase of the RF carrier
is corrupted, leading to increased bit-error rate in a communication
link [41]. An analytic expression for phase-noise will be presented in
next chapter in connection with technological considerations.
The design goals for the mm-wave MMICs:
Typical specification for an E-band power amplifier is Pout > 100
mW (20 dBm). The two bands of interest are 71-76GHz and 81-
86GHz. In chapter 5 it will be shown that the available power gain
of the used InP HBT transistors was 6.3 dB in the lower band. In the
upper band the power gain was only 5.15 dB which was considered
to be suboptimal gain for the design of a power amplifier MMIC in
that range. The amplifier was therefore developed targeting the lower
E-band, 71-76 GHz.
On the other hand, oscillation frequency of a quadrature oscillator
is not only dependent on the transistors, but also on size of passive
elements and interconnect parasitics. Main motivation behind the
QVCO design was a high oscillation frequency. The LO frequency
of 40GHz, used in the shown E-band transmitter, turned out to lie
within the obtained tuning range. As such, the designed QVCO could
be utilized to cover the upper E-band, 81-86 GHz when integrated in
the discussed transmitter from Fig.2.2.
Chapter 3
MMIC Technologies for
Signal Generation
A variety of solid-state technologies for manufacturing of MMICs ex-
ists today. Transistors play a key role in power amplifier and oscillator
performance. Transistor characteristics strongly depend on properties
of the semiconductor materials. This chapter will start with brief com-
parison of the fundamental properties of common semiconductor ma-
terials including silicon, gallium-arsenide, indium-phosphide, gallium-
nitride and silicon-carbide. This discussion will form a basis for the
subsequent comparison of modern solid-state technologies.
GaAs based HEMTs and HBTs have established a strong position
in the efficient power generation at X-band. In recent years, however,
GaN HEMT technology has emerged as a promising candidate for
microwave high-power applications. GaN HEMT technology will be
used for the X-band high-power amplifier design. The motivation for
using the GaN HEMT technology is based on the reported high-power
and high power-density results.
For the power generation at E-band frequency range around 70-
90 GHz there are only few solutions available today, most of these
involving HEMT device technologies. However, InP HBT devices offer
a good alternative for power amplification due to the very high power
densities and breakdown voltages. These properties have motivated
selection of InP HBT technology for the E-band amplifier design.
12
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Only limited work has been published on mm-wave QVCOs. Main
attention have been paid to silicon type solutions primarily due to
possibility for integration with other analog and digital circuits [45–
49]. Before this work no InP HBT based quadrature VCOs have been
published. High gain and low 1/f noise of the InP HBT transistors as
well as low-loss InP substrate have motivated the investigation of InP
HBT technology for the QVCO design.
Last part of this chapter provides basic description of the actual
0.35µm GaN HEMT and 1.5µm InP HBT processes selected for the
designs. An additional BiCMOS process containing 0.21µm SiGe HBT
will also be described. Later in chapter 5, capability of the SiGe and
the InP HBTs to serve as E-band amplifiers will be discussed.
Accuracy of the available transistor models will also be investi-
gated. An experimental characterization of the GaN HEMT power
device will be described, in order to provide verification of the pro-
vided transistor model. It will be shown that the model was not
accurate at higher drive levels.
InP HBT models were proven to be reasonably accurate when com-
pared to the DC and small-signal measurements.
Model development of the SiGe HBT will be treated in chapter 5.
3.1 Semiconductor Materials
The Johnson figure of merit [50] has been defined to assess the power
and frequency performance limits of transistors. The figure of merit
is defined as
ft
√
PmaxX =
Emaxvs
2pi
(3.1)
where ft is the cut-off frequency, defined as a frequency where the
current gain drops to unity, Pmax is the maximum output power, X is
the reactance of the collector-base (drain-gate) capacitance at ft, and
vs and Emax are, respectively, maximum carrier velocity and break-
down field. The right-hand side of the equation is determined by the
semiconductor material properties and the left-hand side by device pa-
rameters. This figure of merit sets the limits for the maximum power
that can be delivered by the device having given impedance and ft.
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Table 3.1 compares the basic material properties of various semi-
conductors. Thanks to the relatively high bandgap energy, the break-
down field Emax of a GaN material is more than six times that of InP,
GaAs and Si. This permits high supply voltage to be applied, which
in turn enables high voltage swing and output power.
High power generation also requires a semiconductor that supports
high current. Maximum density of current flow through a material de-
pends on the maximum electron velocity. An outstanding combination
of high bandgap and electron velocity makes the GaN material most
suitable for high-power transistors, according to the Johnson limit.
For the devices operating at high voltages and high currents, good
thermal conductivity of the semiconductor substrate material is essen-
tial, because it indicates its ability to remove the heat generated by
the device. GaN based transistors are mostly grown on silicon-carbide
(SiC), which offers superior thermal conductivity among the common
semiconductor materials, according to the Table 3.1.
Si GaAs InP SiC GaN
(—) (AlGaAs/ (InAlAs/ (—) (AlGaN/
InGaAs) InGaAs) GaN)
Bandgap [eV ] 1.1 1.42 1.35 3.26 3.49
Breakdown field 0.3 0.4 0.5 2.0 3.3
[MV/cm]
Electron mobility 1500 8500 5400 700 900
[cm2/V -s] (10000) (10000) (>2000)
Saturated/peak 1.0/ 1.0/ 1.0/ 2.0/ 1.5 /
electron velocity 1.0 2.1 2.3 2.0 2.7
[×107cm/s]
Thermal 1.5 0.5 0.7 4.5 >1.7
conductivity
[W/cm-K]
Table 3.1: Basic properties of commonly utilized semiconductor ma-
terials.
Most investigation on GaN devices has focused on AlGaN/GaN
HEMTs. This work has been largely limited to the last decade, and in
spite of the rapid progress, nowadays GaN HEMT processes are still
relatively immature in comparison to those based on the conventional
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materials such as Si and GaAs. Due to this fact, power GaN HEMTs
are still mainly utilized at frequencies ranging up to 40 GHz. Recent
developments, however, demonstrated that the GaN device technology
has a good prospect for power applications even at 80 GHz [51].
Transistors based on Si and GaAs have found applications in much
broader frequency range. Silicon based devices such as SiGe HBT
benefits from a good thermal conductivity of that material. However,
low dielectric breakdown field and peak velocity pose significant power
and speed limitation. Despite of this fundamental disadvantage, power
amplifier MMICs targeting automotive radar applications at 77GHz
have been demonstrated [52]. High-frequency gain improvements arise
in part from the downscaling of the device junctions and parasitics.
AlGaAs/GaAs based HBTs deliver remarkably higher microwave
power than SiGe HBTs because of the larger bandgap, superior elec-
tron mobility, and higher peak velocity of the GaAs material. GaAs
based pseudomorphic HEMTs (pHEMTs) utilizing AlGaAs/InGaAs
heterostructures have found almost universal application at microwave
and mm-wave ranges up to about 100 GHz. High-power performance
of GaAs transistors is mainly limited by the inferior thermal conduc-
tivity of that material.
InP baseline material provides several advantages compared to
GaAs: higher thermal conductivity, higher breakdown field and higher
peak velocity. InP HBTs have the highest frequency performance
among bipolar transistors. The InP/InGaAs heterostructure emit-
ter allows ballistic injection of electrons into the InGaAs base [53].
Resultant average velocity of the electrons traversing the thin base
and collector space-charge region can be higher than 5×107 cm/s [53],
which is a twofold increase with respect to the maximum steady-state
velocity. This enhances high-frequency performance by reducing the
overall transit time and corresponding base emitter diffusion capaci-
tance. The velocity overshoot effects also occur in GaAs HBTs, though
at lower extent, as well as in III-V based field effect-transistors [53].
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3.2 Technology Comparison
3.2.1 X-band High-Power MMICs
In Fig.3.1 (left plot) the reported PAE of the state-of-the-art MMIC
power amplifiers operating at X-band frequency range of interest is de-
picted versus their saturated output power. The shown PAE refers to
the peak value, which is usually reached at higher power levels, where
the amplifier gain is compressed by 1-3dB below the small-signal value.
In Fig.3.1 (right plot) the PAE is plotted versus total gate width of the
amplifier’s output stage. It can be inferred from the plots that the GaN
HEMT amplifiers are capable of delivering higher powers as compared
to GaAs HEMTs despite of their smaller peripheries. This superior
power density is in accordance with the abovementioned advantages
of the wide-bandgap material. Two circuit related advantages arise
from the high power density of GaN HEMT devices. Firstly, larger
power per MMIC area can be obtained because smaller semiconductor
area is devoted to transistors and on-chip combining circuitry. Sec-
ondly, smaller device periphery for a given output power implies larger
device impedance, and consequently, an easier matching of very large
devices to a 50-Ω environment.
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Figure 3.1: Comparison involving GaAs HBT [19–24], GaAs pHEMT
[25–30] and GaN HEMT [31–36] PA MMICs with competing perfor-
mance in 8-10GHz range.
It is finally worth to note the trade-off relationship appearing be-
tween the achieved power and PAE in the Fig.3.1 (left plot). This
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trade-off is partly a consequence of increased combining losses occur-
ring when power from very large output peripheries is combined on
chip. Mutual heating between the adjacent fingers of very large de-
vices and unequal contribution of device fingers to the output power
also degrade the efficiency of a high-power amplifiers. Same conclu-
sions follow from the right plot, where PAE versus output periphery
follows a similar trend to that in the left plot.
3.2.2 Millimeter-Wave Power MMICs
At X-band frequency range GaAs HBTs compete with GaAs pHEMTs
with respect to power and efficiency, as it was depicted in the Fig.3.1.
The HBTs are often stated to be attractive devices for high-power
applications because of their high power densities arising from ver-
tical current flow through the device area. Above roughly 30GHz,
however, GaAs HBTs are seldom utilized in power MMICs. Their
pHEMT counterparts benefit from a superior velocity and mobility of
a 2-dimensional electron gas formed in the heterostructure channels,
which allows these transistors to achieve high gain well into millimeter
wave region.
Unique attributes of the indium-phosphide material system en-
able fabrication of HBT power MMICs providing adequate gain at
frequencies exceeding 100 GHz. As depicted in the Fig.3.2 (left plot),
reported InP HBT amplifiers exhibit very high power densities outper-
forming all HEMT technologies in the entire frequency range. How-
ever, at the same time the peripheries of InP HBT based amplifiers
are relatively small, as can be depicted in the right plot.
When larger peripheries are considered, HEMT devices clearly out-
perform HBT type technologies in the delivered power, as depicted in
the Fig.3.3. One of the reasons for the small periphery for the InP HBT
technology is the focus on optoelectronic high speed circuit rather than
analog circuit applications. From the Fig.3.3 it can be concluded that
with an output power of around 100 mW and power-added efficiencies
of around 15%, InP HBT technology would start being comparable to
the HEMT type of technologies. InP HEMT today represents state-of-
the-art performance for the frequency range above 60 GHz. It should
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Figure 3.2: Left: Highest power densities reported for GaAs pHEMT
[54–58], InP HEMT [59–63], GaAs mHEMT [64–66], GaAs HBT [67,
68], InP HBT [69–75] and SiGE HBT [52] monolithic PAs. Power
density is calculated as the delivered power per total emitter length
(for HBTs) or gate width (for FETs) in the MMIC output stages.
Right: Total output peripheries for the same group of amplifiers.
be noted that InP HEMT amplifier module delivering 1 W V-band
power (see Fig.3.3) employs two externally combined channels on a
single MMIC. Moreover, the results for SiGe HBT are at lower fre-
quencies compared to most of the results on InP HBT and HEMT
technologies.
Beside the InP HBT, the SiGe HBT technology also delivers high
power density, as it was shown in the Fig.3.2 (left plot). While InP
HBTs benefit from attractive material properties, the SiGe HBTs are
more down-scaled both in lateral dimensions and emitter current den-
sity [89]. In contrast to high current density, high breakdown volt-
ages and the according bias conditions facilitate PAE and improve
the matching design. In principle, the same arguments apply at mm-
wave frequencies as those at microwave frequencies with regards to
the advantages of GaN technology. Also at mm-wave frequency the
technology with a high breakdown voltage will have a fundamental ad-
vantage in power amplifier design. The implication of the breakdown
voltage can be viewed from the data available on the bias voltage for
the respective technology. In Fig.3.4 the available data on the bias
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Figure 3.3: Power added efficiency versus output power reported for
GaAs pHEMT [54, 76, 77], InP HEMT [59, 61, 78–80], GaAs mHEMT
[64, 81], InP HBT [70, 82, 83] and SiGe HBT [52, 84–88] monolithic
amplifiers. It is believed that solutions exhibiting record powers and
PAE for the particular technologies are included.
voltage are shown versus frequency. It can be depicted that InP HBT
technology offers among the highest voltages above 60GHz and has
an intrinsic advantage when scaling to higher frequencies, as demon-
strated by the data beyond 100 GHz.
From the above discussion it is clear that the InP HBT technol-
ogy is a promising candidate for power amplifier design at E-band
frequencies, 71-86GHz.
3.2.3 Oscillator MMICs
As mentioned in connection with the E-band upconverter, phase noise
causes the local-oscillator signal to spread in frequency. Leeson [44]
derived an equation describing the single-sideband phase noise power
density spectrum in a linear model of an oscillator. When the 1/f noise
contribution from the transistor is neglected, the Leeson model reads
L(fm) =
FkTf20
8PsigQ2f2m
[Hz]−1 (3.2)
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Figure 3.4: Highest bias voltages reported for GaAs pHEMT [54, 58,
90–92], InP HEMT [62, 63, 78, 80, 93, 94], GaAs mHEMT [65, 66, 81],
GaAs HBT [68,95], InP HBT [69–71,82,96] and SiGe HBT [84,86,88]
monolithic amplifiers. The cascode amplifiers share the external bias
voltage between common base and common emitter devices. If the
voltage across each device was reported, the larger of the two is shown
here. Otherwise the reported bias voltage is divided by two.
where, F is effective noise factor that describes a transistor under
large signal excitation, k is Boltzmann’s constant, T is temperature
in Kelvin, Psig is the signal power and Q is the quality factor of a
loaded parallel LC-resonator. According to this equation, the phase-
noise L(fm) decreases with the frequency offset fm from the carrier
frequency f0. The rate of decrease is -20dB per decade, but below
certain fm, the value of which depends on the transistors 1/f noise
contribution, this rate increases to -30dB per decade [44].
To date, HEMT technologies have been used to demonstrate mm-
wave power amplifiers with record output power levels. On the other
hand, the 1/f noise of the HBTs is known to be lower. Hence the
HBTs are more attractive for low-phase-noise oscillators as compared
to HEMTs. Fig.3.5 compares the published record phase-noise levels
for the oscillators implemented in most MMIC technologies. It can
be concluded from the figure that the HBT solutions outperform the
field-effect-transistor solutions across whole frequency range.
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Figure 3.5: State-of-the-art phase noise at 1MHz offset reported for
fully monolithic oscillators in GaAs HBT [97–101], GaAs HEMT [102,
103], InP HBT [104–108], SiGe HBT [109–111] and CMOS [112–116]
technologies.
Quality factor Q is another key parameter controlling the phase
noise in a LC-oscillator, as suggested by the eq.(3.2). Hence, low-
loss reactive components are desirable for the low-noise LC-oscillator
design. Inductors realized on GaAs and InP tend to have higher un-
loaded Q, as compared to those on Si. This is a direct consequence of
the conductive nature of Si as opposed to the insulating nature of the
InP and GaAs substrates.
Quality factor of a LC-resonator degrades due to resistive loading
by the transistor parasitic resistances. One way to preserve highQ is to
reduce coupling between the resonator and the transistor [117–119].
This unfortunately reduces the oscillator loop gain which has to be
higher than unity in order to assure oscillation startup. Therefore,
the transistor power gain is a relevant parameter for realization of a
low-noise high-frequency oscillator. As it follows from the Leeson’s
equation (3.2), phase noise increases with the oscillation frequency f0
if the other parameters are kept constant. This rate of increase is rep-
resented by the solid line having 20 dB/decade slope in the Fig.3.5.
Apparently, the reported oscillators approximately follow this rate of
degradation up to 60-70 GHz, but beyond this point, the overall rate
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becomes more and more rapid. One likely reason for such trend is that
conductor loss increases and hence Q-factor decreases in frequency due
to the skin effect, since the current flow becomes confined to the con-
ductor surface, which depth is proportional to 1/
√
f0 [120]. In addi-
tion, lack of high-gain transistors at very high frequencies necessitates
stronger coupling of the resonators to the transistors, which causes the
loaded Q to drop in the very high frequency oscillators.
To date, InP HEMT and InP HBT technologies have been used
to demonstrate oscillators operating at highest oscillation frequencies,
346 GHz [121] and 311 GHz [122], respectively. The impressive -
118dBc/Hz phase noise at 1MHz offset from 80GHz carrier [105] has
been demonstrated in InP HBT technology, as depicted in the Fig.3.5.
However, to the author’s knowledge, no InP HBT mm-wave quadra-
ture oscillators have been demonstrated yet. Low phase-noise QVCOs
are preferably constructed by coupling two identical LC-oscillators.
Achievement of a high oscillation frequency is impeded by the design
complexity and additional layout parasitics. Hence, the reported QV-
COs are largely limited to 40GHz range [45–49].
From the results presented in this section, it is concluded that InP
HBT technology is an interesting candidate for the mm-wave QVCO
design, and it will be utilized in this work.
3.3 GaN HEMT Technology
The idea behind high electron mobility transistor (HEMT) is to sepa-
rate the drift electrons from the dopants in order to obtain high mobil-
ity. Schematic cross section of a basic AlGaN/GaN HEMT structure
is illustrated in Fig.3.6. The semi-insulating GaN buffer layer grown
on a SiC substrate provide good electrical isolation between transis-
tors when used in an integrated circuit. The channel region is formed
as a two-dimensional electron gas (2DEG) at the interface between
the GaN buffer layer and the undoped AlGaN spacer layer [123]. The
highly doped AlGaN layer supplies the electrons to the channel. Gate
electrode is formed on top of the GaN cap layer. Gate voltage con-
trols the electron density in the channel and thereby the drain-source
current.
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Figure 3.6: Schematic cross section of a basic GaN HEMT structure.
Power MMICs based on GaAs HEMTs are preferably implemented
in a via-hole microstrip circuit medium which allows better power han-
dling as compared to the coplanar waveguide (CPW) medium. The
via-holes, which primary purpose is to connect the source terminal to
DC- and signal-ground, also contribute to the removal of the gener-
ated heat to the back-side metallization. The thermal limitations of
the coplanar GaAs HEMT amplifiers have been resolved using flip-
chip mounting in combination with thermal bumps [26, 124]. On the
other hand, excellent thermal conductivity of the SiC substrate en-
ables fabrication of coplanar GaN HEMT power MMICs [31,32] with
comparable power performance to those made in microstrip [33–35].
For the design of X-band PA, a GaN HEMT coplanar MMIC pro-
cess from Ferdinand Bran Institute für Höchstfrequenztechnik (FBH)
has been chosen. Key specifications for the depletion-mode HEMT
devices from this process are presented in the Table 3.2. Si3N4 MIM
capacitors (300 pF/mm2) and NiCr resistors (50 Ω/¤) are available in
the process. The MIM capacitors are adapted for high-voltage circuits.
Parameter Value
Gate length × Gate width 0.35 µm × 125 µm
ft/fmax 23/90 GHz
Output power density 4.4 W/mm
IDSS(@VGS = +2V ) 1 A/mm
Table 3.2: Key specifications for the GaN HEMT from FBH’s MMIC
process [125].
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A model of a power HEMT having eight gate fingers comprising a
total periphery of 1 mm has been provided by FBH. The model has
been implemented as a symbolic defined device (SDD), an equation-
based representation in ADS. In order to check validity of the tran-
sistor model under large-signal drive, output-power (POUT ) was mea-
sured versus swept input available power (PIN ), and compared to those
generated by the model under same bias, drive and loading conditions
at 8GHz. Prior to this, a load impedances for maximum POUT and
PAE were determined using a load-pull measurement. In this large-
signal measurement, the computer-controlled load-tuner presented a
wide range of impedances to the transistor, which photo is shown in
Fig.3.7. The common-source connected transistor was biased at the
drain-source voltage VDS=28V and gate-source voltage VGS=-2.8V .
Resulting deep class-AB quiescent drain current was ID=80mA, which
is 8% of a drain-source saturation current IDSS . An input power
PIN=23 dBm was applied to the input, such that large-signal gain
of the optimally loaded transistor was compressed by 1 dB below the
small-signal value. On the input side, the transistor was terminated
for maximum small-signal gain under the optimal load condition.
G D
Figure 3.7: An 8×125 µm GaN HEMT connected by probes into a
load-pull measurement setup. The interdigitated drain and gate fin-
gers are combined by the drain and gate combining tapers, respec-
tively.
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Based on the measured POUT and PAE values at various load
impedances, constant-POUT and a constant-PAE contours are mapped
onto a Smith-chart as displayed in the Fig.3.8. Output power or PAE
can be maximized by selecting the corresponding optimum impedance
ZOPT as indicated in the figure. Load impedance required for maxi-
mum output power in general differs from the impedance maximizing
the gain. Since PAE depends not only on the output power but also
on the gain, (see eq.(2.2)), the separation between the two ZOPT val-
ues is especially pronounced in low-gain devices [126]. The optimum
impedance selected for the power-sweep was calculated as an average
of the two ZOPT values, i.e.
ZOPT = 0.5× [(15 + j30.9) + (18.9 + j23.2)] ' 17 + j27. (3.3)
Measured and modeled POUT vs. PIN curves for the transistor
biased at 80mA and terminated by ZOPT calculated for that operating
point are displayed in the left plot in Fig.3.9. The right plot in Fig.3.9
displays the compared powers at higher bias current, 190 mA. The
model overestimates the saturated output power by around 2 dB under
both bias conditions. Lossy et al. [4] have also observed substantial
degradation of microwave power compared to the expectations based
on DC measurements of FBH GaN HEMTs. This degradation has
been ascribed to trapping effects [4].
-1 0 1
ZOPT   = 18.9+j23.2 
POUT,MAX = 34 dBm 
Step = -0.1 dBm 
ZOPT   = 15 +j30.9 
PAEMAX = 42 % 
Step = -2 % 
Figure 3.8: Constant output power and constant PAE load-pull con-
tours for the 8-finger device driven by PIN=23dBm and biased at
ID=80mA and VDS=28V .
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Figure 3.9: Modeled (-) and measured (o) output power vs. available
input power for the 8-finger HEMT biased at 28V and terminated by
17+j27 load impedance.
The substantial discrepancy between the modeled and measured
power performance would not allow characterization of the power am-
plifier operating under gain compression. Besides the model verifica-
tion, the presented large-signal measurements will therefore also serve
for the design of the amplifier’s matching circuits. The model was
fortunately capable of reproducing small-signal parameters of the de-
vice even at 25 GHz. In order to assess the amplifier performance at
various terminations at second harmonic frequency, the model will be
exploited at moderate power levels before the onset of the compres-
sion. The model parasitics will also serve to find an adequate scaling
method for this 8-finger transistor, in order to predict the behavior of
a 12-finger transistor used for the PA design.
3.4 HBT Technologies
In a conventional npn homojunction bipolar device (BJT) biased under
forward active mode, the electrons injected from emitter into the base
diffuse across the base to be finally swept into collector by the strong
electric field of the inversely polarized base-collector (B-C) junction
[127]. In a heterojunction bipolar transistor (HBT) the emitter is made
of semiconductor material having wider bandgap energy compared to
the base material. The resulting energy band diagram is reproduced
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in the Fig.3.10 [128]. The additional energy barrier ∆Ev appearing in
the valence band of the B-E heterojunction increases the current gain
β = Ic/Ib by making it difficult for the base holes to cross the junction
and recombine with the electrons in the emitter. In addition, reduced
emitter charge improves the speed. The hole-to-electron current ratio
across the heterojunction is given by(
Ih
Ie
)
hetero
=
(
Ih
Ie
)
homo
exp
(− (∆Eg −∆Ec)
kT
)
(3.4)
where the factor before the exponential term is the current ratio of
an equivalent homojunction, ∆Eg = ∆Ec +∆Ev is the bandgap dif-
ference, ∆Ec is the conduction band discontinuity (spike), k is Boltz-
mann’s constant and T is the temperature. In the abrupt heterojunc-
tion ∆Ec impedes the electron injection into the base, which tend to
neutralize the advantage of the barrier in the valence band. This spike
in AlGaAs/GaAs HBTs can be eliminated by compositional grading
of the Al-content in the emitter very close to the interface [129].
Base profile in most HBTs is actually compositionally graded. This
causes gradual narrowing of the bandgap towards the collector as il-
lustrated in the Fig.3.10. The created electric drift-field accelerates
the electrons, thereby reducing the base transit time. This is another
attractive feature of the HBT. Two figures of merit (FOMs) character-
izing the high frequency capabilities of the transistors are the unity-
current-gain frequency ft and maximum oscillation frequency fmax.
In order to illustrate the above-mentioned advantages of the hetero-
junction effects it is instructive to examine the usual expression for
ft [130] and fmax [127],
ft =
1
2pi
{
τb + τe + τc +
kT
qIc
(Cbe + Cbc)
}
, (3.5)
fmax =
√
ft
8piCbcRb
. (3.6)
Here τb, τe and τc are electron transit times through base, emitter and
collector, respectively, Cbe and Cbc are depletion capacitances of the
two junctions and Rb is the base series resistance.
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Figure 3.10: Energy band diagram of the HBT biased in forward active
mode [128].
Reduction of the τb due to the field-aided transport elevates ft and
thereby also fmax. Moreover, reduced base hole current in an HBT
opens a possibility to either decrease the emitter doping or to increase
the base doping, while maintaining high β [131]. The benefits of these
two actions are:
• The reduced emitter doping cuts down the Cbe, which improves
both FOMs.
• Increased base doping enhances fmax through reduction of Rb.
To take a full advantage of reduced base transit time in a graded-
base HBT, collector transit time should be minimized as well, which
can be accomplished by increasing a doping in the intrinsic collector.
This approach fortunately also postpones the base widening (Kirk-
effect) [132] to a higher collector currents, thereby also improving fre-
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quency response. An important drawback of high collector doping is
reduced breakdown voltage.
3.4.1 InP HBT Technology
InP HBT technology developed by Alcatel-Thales III-V laboratory
(ATL) was presented in reference [133–135]. During the last decade,
the technology has been used to fabricate high-speed integrated cir-
cuits for >40 Gbit/s optical transmission systems [133–137].
The HBT epitaxial structure is grown on semi-insulating InP sub-
strate. It comprises a low-doped 120nm InP emitter, and 30-50nm
wide InGaAs base with graded indium composition. Doping level in
the base is optimized to maintain a low sheet resistance while keep-
ing high current gain. Step-graded collector provides a heterojunction
at the B-C interface and gives a high breakdown voltage required for
power applications.
The HBTs have emitter length of 1.5µm, and available emitter
widths are 3, 6, 10, 15 and 20 µm. Typical performance of the 10 ×
1.5 µm2 device are listed in the Table 3.3. For circuit fabrication,
transistors are interconnected using vias through polyamide. Three
Ti/Au interconnect metal layers, TaN resistors (50 Ω/¤) and MIM
capacitors (0.36 fF/µm2) are available. It should be noted that ATL
has recently developed a faster, 300GHz ft, process based on reduced
emitter length, 0.5 µm [138].
Parameter Value Remarks
β 50 peak value
Peak ft/fmax 170/170GHz @1.5V , 1.5mA/µm2
BVCEO 7V @100µA
Emitter area 10× 1.5µm2
Table 3.3: Key specifications for the ATL’s 10µm InP HBT [133,135].
The design of E-band power amplifier undertaken in this thesis was
based on the 10×1.5µm2 device. A large-signal UCSD model was pro-
vided [11] for use in Agilent ADS. Comparison between the measured
and modeled data is summarized in Fig.3.11. The small inaccuracy
in ft fit at 2.5V /20mA will possibly introduce slight uncertainty in
30 Chapter 3. MMIC Technologies for Signal Generation
the small-signal behavior of the PA, which will be biased near that
operating point. Apart from that, the model is capable of accurately
describing behavior of the device. Especially, good consistency is ob-
served in the saturation region (low voltage region) of the DC output
characteristics, which is of particular importance for prediction of the
output power under large-signal drive. The shown S-parameters are
taken around peak ft bias point (1.6V , 27mA) and up to 65GHz.
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Figure 3.11: Measured (o) versus simulated (-) data for the 1.5×10µm2
InP HBT [11].
Another device, used for quadrature oscillator design, has an emit-
ter area of 3×1.5µm2. The model provided for this design has been
described in [139]. Comparisons between S-parameters, collector-base
capacitance and ft measurements/model reveal globally a good agree-
ment. Large-signal verification of the two InP HBT models has not
been performed.
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3.4.2 SiGe HBT Technology
In a SiGe based HBT, heterojunctions at base-emitter and base-collector
interfaces are formed by addition of germanium (Ge) into the base.
Linear increase of Ge concentration from B-E towards the B-C junc-
tion provides a gradual narrowing of the bandgap as in the case of
the InP HBT. The resulting field-aided transport leads to improved
transit time. However, very big improvement is difficult to reach be-
cause of the technological need to limit the Ge concentration and/or
thickness of the base.
IHP institute provides a BiCMOS process family SG25H that inte-
grates carbon-doped SiGe HBT into an advanced 0.25-µm CMOS plat-
form [140]. Particularly, SG25H2 is a complementary BiCMOS pro-
cess (CBiCMOS) containing npn devices as well as pnp-type bipolar
transistors. This state-of-the-art pnp HBT offers peak ft/fmax values
of 90/120GHz at 2.8V collector-emitter breakdown voltage BVCEO.
Device exhibiting highest ft and fmax but lowest breakdown voltage
in this process is an npn-type HBT. Key set of electrical parameters
for that device are listed in Table 3.4. Model extraction for the SiGe
HBT and evaluation of its performance at 73.5 GHz will be described
in chapter 5.
Parameter Value Remarks
β 200 @Vbe = 0.7V
peak ft/fmax 170/170 GHz @Vce = 1.5V
BVCEO 1.9 V
BVCBO 4.5 V @Ic = 0.1µA
Emitter area 0.21×0.84 µm2
Table 3.4: Key specifications for the npn HBT from the IHP’s SG25H2
CBiCMOS process [141].
The schematic cross-section of the npn HBT is shown in Fig.3.12.
Highly-doped Si-poly is used to contact intrinsic base and emitter
regions resulting in low resistance. Low-resistance of the external sub-
collector was obtained by high-dose ion implantation and by lateral
shrinking of the device dimensions. This is beneficial for power am-
plifier performance since collector resistance limits the voltage swing
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achievable by the device. Low collector resistance also reduces a col-
lector charging time that contributes to the the total transit time, as
it will be shown later in eq.(5.43).
Complete lateral enclosure of the collector wells by the shallow
trench isolation sidewalls (STI) improves the low-capacitance isolation
to the substrate. The absence of deep trench isolation, which is more
commonly used in SiGe HBTs [142,143], improves the heat dissipation
[144].
Figure 3.12: Schematic cross-section of the npn HBT structure of the
H2 BiCMOS process from IHP [140].
Chapter 4
GaN HEMT X-band Power
Amplifier Design
This chapter will present the design of fully monolithic two-stage
high-power amplifier based on the coplanar waveguide gallium-nitride
HEMT technology described in the section 3.3.
Peak PAE is usually reached at high input drive level, where signif-
icant part of the consumed DC-power is converted into a fundamental-
tone power being dissipated in the load. On contrary, increasing the
drive power also increases the degree of nonlinearity. Efficiency and
power capability at high levels of linearity can be improved with ap-
propriate circuit design. The performance of the power amplifier is
strongly influenced by the drain bias current ID of the unit tran-
sistor cells. The measurements of the power-transistor performance
presented in this chapter will provide a basis for the selection of ID.
Dependence of efficiency and gain on input power will by first eval-
uated in a one-tone test at different ID values. The intermodulation
distortion of the power device was also measured in a two-tone test
with ID as parameter. Concept of intermodulation distortion, widely
adopted FOM of linearity, will be briefly explained. Measurement
setup and collected results will be discussed.
Another aspect that needs a careful attention is termination of the
devices at higher harmonic frequencies. The harmonic tuning is well-
known method of improving the output power and the efficiency of
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a power amplifier [145, 146]. The effects of source and load harmonic
impedances on the voltage and current waveforms and PAE will be
investigated. The study is based on large-signal model simulations.
Most favorable harmonic impedances will be identified and approxi-
mate values realized in the amplifier circuit.
In the section 3.3, large-signal measurements of the power HEMT
with gate pitch 50 µm were discussed. The gate pitch determines outer
dimensions of the multi-finger device and thereby generated power per
chip area. Hence, power devices with reduced gate pitch and same
outer dimensions are desirable. The S-parameters and the optimum
load impedance of a 33µm-pitch device will be obtained by scaling the
measured data of the 50µm-pitch device presented in the section 3.3.
The driver stage of the power amplifier consumes the supply power
without contributing to the useful output power. It is therefore not
surprising that the two most efficient GaN MMIC results, 44% [31] and
35.3% [34], presented previously in the Fig.3.1, contain only one am-
plifier stage. Considerations regarding the optimum driver periphery
will be discussed. The amplifier topology and details of the circuit will
be presented. Finally, the amplifier performance will be estimated.
4.1 Bias-Current Selection
The available voltage region of a field-effect transistor spans from the
knee region where ID begins to saturate up to the break-down voltage
on the ID/VDS characteristics. In order to obtain a high output volt-
age swing and resulting high output power, FBH devices are normally
biased at 28 V drain-source voltage [31, 147]. The 28 V bias volt-
age was adopted in this work. In this section, the drain bias current
providing most favorable compromise between efficiency and linearity
performance of the used power HEMTs will be identified. One-tone
measurements at various bias currents will provide information about
gain and PAE versus swept input power. Two-tone measurements will
provide a basic insight into intermodulation distortion behavior of the
transistor.
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4.1.1 One-Tone PAE and Gain Considerations
The large-signal measurement described in section 3.3 was made to
check validity of the 8-finger transistor model. Same test was made
to compare the performance of the transistor when biased at 20 mA,
80 mA, and 190 mA, respectively. The collected measurement results
are presented in the Fig.4.1.
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Figure 4.1: One-tone performance of the 8×125µm HEMT biased at
28 V and three different drain currents. The measurements were taken
at 8 GHz.
The 20 mA solution can be considered as class-B operating point,
since the device is biased at the threshold voltage, VGS = −3.3V . The
transducer gain G in that mode of operation expands substantially
with the available generator power PIN , as depicted in the figure. This
is mainly caused by the slope of the nonlinear transfer characteristic
(∂ID/∂VGS), which starts increasing with the VGS above the threshold
voltage. This slope is known as a small-signal transconductance gm.
The 80mA deep class-AB solution exhibits more constant G-PIN
relationship, remarkably higher small-signal gain, and similar PAE at
higher power levels, as compared to the 20mA solution. Around peak
PAE the gain difference is, however, less pronounced.
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The gain can be only slightly improved if the drain current is fur-
ther increased to 190 mA. At the same time, the 190 mA solution
exhibits inferior PAE performance, as demonstrated in the two bot-
tom plots of Fig.4.1. This is especially pronounced at moderate and
lower power levels, since high bias current is flowing through the device
regardless of the applied PIN or output power POUT .
From the discussion above it can be concluded that low bias cur-
rents, 20 and 80mA, provides more favorable compromise between
high gain and high PAE performance, as compared to the 190 mA
current.
4.1.2 Intermodulation Distortion
An amplitude modulated carrier signal gets spectral components stem-
ming from the baseband signal below and above the carrier frequency
[148]. When the carrier is suppressed the equation for such signal
reads
VIN = C [cosωAt+ cosωBt] . (4.1)
In this example, (ωA − ωB) is the angular frequency of the baseband
signal modulating the carrier at the center frequency (ωA + ωB)/2.
Time-domain waveform of the two-tone signal at the input of a device
is illustrated in the Fig.4.2.
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Figure 4.2: Two-tone time domain voltage waveform and frequency
components at input and output of a power amplifier.
Being a nonlinear circuit, a power amplifier driven by the two-tone
signal generates additional frequency components. The third order
intermodulation products (IM3) at sideband frequencies (2ωA − ωB)
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and (2ωB − ωA) [149] are of particular interest for communication sys-
tems since they cause bit error rate degradation [150]. The frequency
spectra at the amplifier output is indicated in the Fig.4.2. Third order
intermodulation distortion (IMD3) is often used as a linearity measure
of a PA. It is defined as a ratio between the single-carrier output power
(either at ωA or at ωB) to the power of the single IM3 product.
Two-Tone Measurement Setup
Two-tone measurements were carried out to understand basic linearity
characteristics of the 8-finger power HEMT biased at three different
currents. The intermodulation distortion was measured in the two-
tone test setup illustrated in Fig.4.3. The spectral contents at the
device output were monitored by the Agilent Performance Spectrum
Analyzer (PSA). The test signal composed of two tones separated by
10 MHz around 2 GHz was generated by the Agilent Performance
Signal Generator (PSG). To obtain sufficient drive level the signal
was subsequently amplified by the power amplifier (PA), which unfor-
tunately also generated its own IM3 products. Cancelation of these
frequency components required predistortion of the PSG signal. This
linearization of the PA output was carried out using the Agilent Sig-
nal Studio software installed on the PC. In the calibration process
the software collected the distortion data from the Performance Spec-
trum Analyzer (PSA) driven by the PA and iteratively computed a
parameter controlling the predistortion of the PSG.
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Figure 4.3: Two-tone measurement setup.
Input power sweep was realized through the computer controlled
attenuator as indicated. Thus the PA was driven at constant power
level, and a single predistortion parameter was valid across the entire
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power range. The mechanical tuners applied at the transistor input
and output provided maximum gain and maximum output power, re-
spectively. The transistor was mounted on a copper flange. It was
connected to the power supplies through the bias-Ts as illustrated.
Losses in the measurement equipment at the device output were sub-
tracted from the measured results.
Two-Tone Measurement Results
The intermodulation distortion data monitored on the PSA are plotted
in the Fig.4.4. Most linear operation was exhibited at highest bias
current 190 mA under low-power operation, since the device operated
at most linear part of the ID-VGS characteristic.
At higher power range, low bias currents tend to provide lowest
IMD3 as indicated. As the bias current reduces from the 190 mA, a
’valley’ start to appear in the IMD3 plot at high-power levels. The
occurrence of the high-power ’valley’ in the vicinity of the class-B bias
point has also been observed by other authors [151–153]. This property
of HEMT devices has been analyzed and explained as opposite phase
interactions of various intermodulation products [153].
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Figure 4.4: Measured IMD3 versus output power (each carrier) for a
1mm HEMT at 2GHZ center frequency, 10MHz tone spacing and
VDS=28V .
As suggested by the curves in the Fig.4.4, a penalty of reducing the
current below 80mA could be an excessive distortion. Data-sheets for
commercial solid-state [154–156] and TWT [157] high-power amplifiers
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for satellite uplink applications in the 7.9-8.4GHz band, often report
intermodulation distortion of -25 dBc. As it appears in the Fig.4.4,
as the current is reduced from 190 to 80 mA, the point where IMD3
falls to -25 dBc is pushed up 1 dB on the POUT scale.
In the single tone measurements presented in the Fig.4.1, the 1mm
device, biased at 80 mA, reached 1dB gain compression at output
power of 33.4 dBm. When excited by two tones, the device reached
1dB compression at around 28dBm, that is, almost 6dB lower output
power for each carrier. This power level is indicated as P1dB in the
Fig.4.4. According to the figure, at the power levels above 27 dBm
(1dB back-off), the 80mA operating point provides best linearity. At
the same time, for any power level up to 29dBm (2dB compression
point) the IMD3 is better than -30 dBc.
The 80mA/mm current results in improved linearity at high power
levels. Limitations in the setup allowed the measurements to be done
only up to 2 GHz, which is fairly below the 8 GHz where the transis-
tors will operate in the amplifier. As mentioned, however, the other
groups have observed similar IMD3 behavior of GaN HEMTs biased
near class-B. This bias condition also offered high gain and high PAE
in the one-tone measurements. It was therefore decided to adopt the
80mA/mm operating condition for the transistors used in this MMIC
design.
4.2 Device Scaling
A HEMT device with reduced pitch and unchanged number of gate
fingers exhibits reduced outer width, which saves the chip area. Apart
from being cost-effective, such a solution requires an output combin-
ing network with reduced line length and consequently lower power
loss and higher efficiency. The 8-finger device discussed until now
exhibits 50µm gate-to-gate spacing (gate pitch). Another available
device had 12 gate fingers, 33µm gate pitch, and same dimensions of
the tapers combining the gate and drain fingers, as the 8-finger device
(see Fig.3.7). Thanks to the larger total periphery, this device offered
increased output power at same chip size for the designed PA.
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S-parameters and load-pull measurements of the 12-finger/33µm
HEMT were not available. Scaling the 8-finger device data was there-
fore attempted. An appropriate scaling trend was derived by com-
paring the measured S-parameters of 12-finger and 18-finger devices
having a gate pitch 50 and 33 µm, respectively. The outer device
width of these two devices was 50% larger as compared to the width
of the 8-finger device. The 18-finger device generated about 1.8 dB
(or ∼1.5×) higher power than the 12-finger device due to the 50%
larger periphery. Similar improvement was therefore expected from
the attempted 8-to-12 finger scaling.
4.2.1 Scaling Method
Equivalent circuit showing parasitic elements of the transistor struc-
ture is depicted in Fig.4.5 (left). Values of the passive elements taken
from the device model are summarized in Table 4.1. Elements CTG,
LTG, and CTD, LTD represent the parasitic effects of the two tapers
connected to the gate and drain side, respectively. Fig.4.5 (right) il-
lustrates schematic cross section of the HEMT interdigitated structure
including the gate and drain fingers as well as the airbridge connecting
the source fingers. The effective airbridge inductance LS was assumed
not to scale, since the airbridge length was unchanged.
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Figure 4.5: Left: Equivalent circuit of the HEMT including the taper
parasitics. Right: part of a schematic cross section showing gate,
source and drain fingers.
A 4-step procedure for scaling the 12-finger to the 18-finger de-
vice was carried out by optimizing RD and CDS values as described
below. The RD and CDS were optimized to fit the scaled and mea-
sured S-parameters of the 18-finger device. Increasing the number of
the gate fingers by the scaling factor 1.5 (=18/12) while keeping the
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total device width and finger spacing constant, slightly reduces the
total width of the drain fingers. The total drain access resistance RD
is therefore expected to increase in stead of being reduced 1.5 times.
The scaling trend is less obvious for the drain source capacitance CDS ,
since the total drain area and associated parallel plate capacitance to
the airbridge diminish, but the total fringing capacitance increases due
to the increased number of drain fingers.
Step 1: A small-signal admittance matrix Yint,12 representing the
intrinsic 12-finger HEMT device was firstly calculated by subtracting
the contributions of the passive elements to the measured Y-parameter
matrix of the entire device, Ymeas,12. The calculation was accom-
plished through the eq.(4.2-4.5).
Yd1 = Ymeas,12 −
[
jωCTG 0
0 jωCTD
]
(4.2)
Yd2 =
{
Y −1d1 −
[
jωLTG 0
0 RD + jωLTD
]}−1
(4.3)
Yd3 = Yd2 −
[
0 0
0 jωCDS
]
(4.4)
Yint,12 =
[
Y −1d3 − jωLS
]−1
. (4.5)
.
Step 2: Intrinsic admittance matrix of the 18-finger device was
then calculated by linear scaling as Yint,18=1.5×Yint,12.
Step 3: The elements CDS , and RD of the 18-finger device were
scaled using the optimization factors kC and kR as
CDS,18 = kCCDS,12 (4.6)
RD,18 = kRRD,12. (4.7)
Step 4: Finally, the admittance matrix of the 18-finger device was
calculated by attaching CDS,18 and RD,18, as well as the remaining
non-scaled passives of the structure in the Fig.4.5 to the Yint,18.
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By optimization of the empirical factors kC and kR the modeled
S-parameters of the entire 18-finger device were fitted to the measured
ones. The most representative values were found to be kC = 1.25, and
kR = 1.07. The scaled parasitic drain resistance increased slightly, as
expected. Note that, if the gate-pitch reduction was disregarded in
the scaling procedure, and only the number of fingers was considered,
the two scaling factors would equal 1.5 and 1/1.5, respectively.
Good agreement was obtained between the scaled and the mea-
sured S-parameters of the 18-finger device. Most apparent discrep-
ancy was observed in the S22 magnitude, which was highly dependent
on CDS and RD elements. In Fig.4.6, the ’Simple 1.5× scaling’ curve
represents the intrinsic device scaled 1.5 times, inclusive CDS and
RD. Using the ’Correct scaling’ method described above, the agree-
ment between the measured and the modeled |S22| improves. Slight
improvement was also observed in |S12| fit (not shown).
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Figure 4.6: Measured and modeled S22 for the 8-finger device.
Fingers / P itch CTG LTG CTD LTD RD CDS LS
[fF ] [pH] [fF ] [pH] [Ω] [fF ] [pH]
12 / 50 µm 121 134 121 130 1.14 362 7.6
(not scaled)
8 / 50 µm 91 126 91 123 1.54 250 2.2
(not scaled)
12 / 33 µm 91 126 91 123 1.44 312 2.2
(scaled)
Table 4.1: Parasitic element values for the GaN HEMTs.
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4.2.2 Results of the Scaling
Finally, using the scaling method with kC and kR calculated above,
S-parameter matrix of the 12-finger device with 33µm pitch was pre-
dicted by scaling the 8-finger device with 50µm pitch. The obtained
CDS and RD are presented in the Table 4.1.
Optimum load impedance of the 8-finger HEMT, ZOPT = 17+j27
Ω, found in the load-pull measurement described in section 3.3, was
scaled in the same manner to obtain ZOPT of the 12-finger/33µm
device. The optimum impedance at 8 GHz became 13 + j17 Ω.
4.3 Second-Harmonic Tuning
High efficiency power amplifier design requires proper device termi-
nation not only at fundamental frequency but also at higher order
harmonics. By applying adequate harmonic terminations, the output
voltage and current waveforms can be shaped such that the power
dissipated in the device is minimized. Aiming at high efficiency, har-
monically tuned linear microwave SSPAs often employ lowest possible
load impedance at second harmonic [146, 158–160]. This at the same
time reduces the harmonic level at the output, and prevents the dissi-
pation of the 2nd harmonic energy in the load.
An ideal parallel-tuned amplifier provides a short for higher order
harmonics at the output. This results in a sinusoidal drain-source
voltage and puls-shaped drain-current [161]. Theoretical limit for the
drain efficiency of a parallel tuned amplifier biased in class-B is 78.5%,
before the onset of the current clipping. A fully monolithic 5-6GHz
GaAs FET amplifier showed 70% PAE [146]. Low output impedances
were realized at both 2nd and 3rd harmonics using a short-circuited
microstrip stubs near the transistor drain.
An important aspect concerning harmonic tuning approach is the
generator impedance presented to the gate at higher harmonics. The
effect of input harmonic terminations on GaAs based power-pHEMT
performance at 5 GHz have been investigated in [162]. It has been
found that the non-linear effect of CGS can distort the driving volt-
age waveform and in turn the ideally half-sinusoidal output current
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waveform, resulting in a greatly reduced efficiency. The problem has
been resolved by application of a short-circuit input harmonic termi-
nation [162]. Same approach for enhancing the efficiency has been
successfully applied in a design of PA MMIC exhibiting 8 W and 50%
efficiency at C-band [163], and it has been also suggested by other
research groups [164,165]. Despite of that, some authors have ignored
this aspect of the amplifier design and exclusively considered the load
harmonic manipulation [166,167].
In this work, manipulation of the 2nd harmonic load and generator
impedances was carried out aiming at efficiency enhancement of the
12-finger HEMTs used in the output stage. Identification of the fa-
vorable and unfavorable harmonic terminations was carried out using
the non-linear device model and Harmonic Balance simulation tool
provided by Agilent ADS software.
Principal circuit diagram of the simulated 1.5mm HEMT including
the taper parasitics is illustrated in the Fig.4.7. The device was biased
at the selected current density of 80mA/mm and drain-source voltage
28 V . At the fundamental frequency the device was terminated by the
scaled optimum load impedance ZOPT = 13 + j17 Ω, and generator
impedance, 1.4− j2 Ω, required for maximum gain.
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Figure 4.7: Equivalent representation of the intrinsic 12-finger HEMT
(33µm gate-pitch) including the parasitic elements, and indicating sec-
ond harmonic impedances.
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4.3.1 Parallel-Tuning Case: Shorted Second Harmonic
As a starting point for the investigation, the generator impedance
ZG2 = −j14 Ω and the load impedance ZL2 = −j15 Ω were applied
at the second harmonic frequency 16 GHz. The chosen ZG2 provides
short-circuit seen from the intrinsic gate terminal, i.e. Z ′G2 = 0. The
chosen ZL2 assures low impedance across the drain-source terminals of
the intrinsic device, Z ′L2 = 2Ω. This is only an approximation to the
short circuit, due to the finite source and drain resistances, RS and
RD, respectively. The two resistors actually dissipate around 11% of
the total fundamental output power POUT . In an ideal parallel tuned
amplifier this would cause the drain efficiency to drop from 78.5% to
around 70%.
Simulation was performed at 8 GHz and 20 dBm input power
yielding POUT of 33.2 dBm. This power corresponds to 2dB output
back-off1, when the measured P1dB is taken as the reference. Fig.4.8
shows the load trajectory and time waveforms of the intrinsic drain-
source voltage VDS and the intrinsic drain current ID. Second har-
monic control constrains the output voltage to by nearly a sinusoid
at the fundamental frequency. Current pulses occur at the instants
where the voltage is low, as required by the high-efficiency concept.
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Figure 4.8: Parallel tuned intrinsic HEMT terminated by ZG2 =
−j14 Ω and ZL2 = −j15 Ω at the extrinsic gate and drain, respec-
tively. Left: load trajectory. Right: time-domain waveforms. VDS
and ID are indicated in the Fig.4.7.
1The 2dB output back-off refers to the POUT which is 2 dB below the POUT in
1dB compression.
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4.3.2 Impact of Third and Higher Order Harmonics
In this work, second harmonic control of the generator and the load
impedance was performed. The 3rd and higher order harmonics were
not considered due to the reasons explained below. They were termi-
nated by 50 Ω in all the presented simulations.
In the parallel tuned amplifier described above, the 3rd harmonic
content of ID stayed at least 17 dB below the 2nd harmonic at funda-
mental power levels ranging up to 2dB output back-off. Consequently,
the voltage and current waveform shapes were mostly dependent on
the 2nd harmonic terminations. By modification of the generator and
load impedances at 3rd harmonic frequency, only a small change in
PAE was observed, ±0.7%.
The 3rd harmonic tuning became increasingly important as ZG2
and ZL2 moved away from the values required for parallel tuning.
However, up to the 2dB back-off it was not possible to obtain higher
PAE than that obtained by shorting the 2nd harmonic.
At higher power, beyond 2dB compression level, larger change in
PAE (up to ±2.8%), was possible due to rapid increase of 3rd harmonic
content of the drain current. Creation of an open circuit for the 3rd
harmonic at the intrinsic device terminals is actually a way to a class-F
operation [168]. Second harmonic is shorted as in the parallel-tuning
case. Taking the advantage of a square-like VDS waveform, class-F
tuning offers larger POUT and PAE as compared to the parallel-tuning
case. Since the class-F operation required significant gain compression
to generate the 3rd harmonic output current, the intermodulation dis-
tortion would have degraded. Moreover, the model inaccuracy in the
compression regime would not allow reliable harmonic control.
Finally it should be mentioned that the 4th and 5th harmonics had
even less impact on the PAE as compared to the 3rd harmonic.
4.3.3 Other important Cases
Conclusions presented in following were drawn while tuning the 2nd
harmonic impedances ZG2 and ZL2 around the two start-values deter-
mined in the parallel tuning approach, as described above. Again, the
results are based on the input power level of 20 dBm.
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• ZG2 values in the vicinity of −j14 Ω assuring nearly a short
circuit seen by the transistor gate indeed maximize the PAE.
The exact optimum value of ZG2 actually ranged between−j12Ω
and −j16 Ω, depending on the chosen ZL2.
• Generator second harmonic impedance value of −j6Ω tunes out
the input capacitance at 2nd harmonic frequency. Resulting VGS
waveform gets distorted and ID pulses broaden as depicted in the
Fig.4.9 (left plot). This causes excessive power consumption in
the device and deteriorates the PAE. Fig.4.10 illustrates the load
trajectory and PAE simulated for this case, denoted as ’Worst
ZG2’. Load impedance ZL2 was kept at the original value for
parallel-tuning, −j15 Ω. As it appears from the Fig.4.10 (right
plot), the efficiency is highly dependent on the second harmonic
impedance at the transistor input.
• The PAE degradation is also caused by small positive values of
ZL2, which tend to tune out the capacitive load presented at
the intrinsic device output. The case denoted as ’Worst ZL2’
in the Fig.4.9 (middle plot) and Fig.4.10 corresponds to ZL2 of
j7 Ω, while ZG2 was kept at the original value, −j14 Ω, used in
the parallel tuning example above. Load impedance Z ′L2 seen
by the intrinsic transistor becomes high and real, around 100 Ω,
and introduces strong 2nd harmonic component in the VDS . This
component is 90◦ out of phase with the fundamental one.
• On the other hand, moving the ZL2 reactance in a negative di-
rection from the start value of −j15 would not tune out the
capacitive output impedance. This direction of change is there-
fore expected to be less detrimental. In fact, an improvement of
1.5% in PAE was obtained as ZL2 moved towards −j∞ Ω. In
this case Z ′L2 changed from 2 Ω to (1−j14) Ω. The shape of the
load trajectory for that solution, denoted as ’Optimum’ in the
Fig.4.10 (left plot), somewhat approximates that of the parallel
tuned amplifier.
Obviously, the lowest possible |Z ′L2| (2Ω) does not maximize the
efficiency of the investigated GaN HEMT. This is believed to be
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caused by the parasitic effects in the transistor. Namely, when
CGD and RD were set to zero, and optimization was repeated,
the optimum impedance Z ′L2 moved back near 0 Ω. The shift
of the optimum Z ′L2 towards negative reactive values does not
seem to be caused by the 3rd and higher order harmonics.
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Figure 4.9: Time domain waveforms of the intrinsic device at three
different 2nd harmonic terminations and PIN=20dBm.
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Left: Load trajectories at PIN=20dBm Right: Power added efficiency
versus input power.
Presence of the CDS and CGD at the intrinsic drain significantly
simplifies implementation of the harmonic load. In high-power mi-
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crowave amplifiers employing large-periphery GaN HEMTs, very low
2nd harmonic load impedance can otherwise be difficult to realize be-
cause of the losses in the matching circuits [167]. Beneficial effect
of a large CDS providing low reactance for the harmonics is well-
known [169]. Serious drawback of an excessive CDS is that the 50Ω
load needs to be transformed to a low optimum load impedance at the
fundamental frequency. This increases the loss in the matching circuit
and impedes the wideband operation [169]. Moreover, bandwidth re-
duction also arises from the fact that the CDS increases the quality
factor Q of the transistor output impedance. In fact, higher-Q cir-
cuits are intrinsically harder to match then are lower-Q circuits [120].
Simulations of the transistor circuit from the Fig.4.7 reveal however
that CGD also have a pronounced effect on the fundamental load
impedance. Namely, the optimal impedance (13+j17) Ω transformed
back through the drain taper and CDS is found to be (33+j23)Ω. The
optimum impedance seen by the intrinsic device, however, is real and
relatively high, 53 Ω.
4.3.4 Realized Second Harmonic Impedances
The achieved second harmonic impedances and PAE for the four tran-
sistors in the output stage are as presented in following.
Load 2nd harmonic impedance, ZL2
As mentioned before, the optimum second harmonic impedance pre-
sented to the drain terminal turned out to be −j∞ Ω. In fact, any
sufficiently high |ZL2| would have similar effect on the transistor effi-
ciency. In the realized power amplifier presented later in this chapter,
the achieved ZL2 seen from the device output became (100+j290) Ω.
Source 2nd harmonic impedance, ZS2
The results presented in the Fig.4.10 reveal that the input side of
the transistor is even more critical then the load side with respect to
2nd harmonic manipulation. Low 2nd harmonic impedance presented
to the intrinsic gate, also implies a low real part of the Z ′G2. As
50 Chapter 4. GaN HEMT X-band Power Amplifier Design
mentioned, the optimal and undesirable reactances are −j16 Ω and
−j6 Ω, respectively. The achieved ZG2 was (3−j19) Ω, providing a
j3Ω additional safety margin for the generator reactance. The intrinsic
Z
′
G2 became (2.5−j3) Ω.
Simulated results for this achieved combination of ZG2 and ZL2
are denoted as ’Achieved’ in the Fig.4.10. The load trajectory and
PAE approximate the ’Optimum’ curves.
4.4 Circuit Design
Block-diagram of the designed two-stage power amplifier is illustrated
in Fig.4.11. The unit-cell transistors were biased in deep class-AB cur-
rent density of 80 mA/mm, where high efficiency and low IMD3 were
measured. Drain and gate bias voltages are VDD1 = VDD2 = 28V
and VGG1 = VGG2 = −2.8V , respectively. Output matching net-
work serves to combine the output signal of the power stage transis-
tors. At the same time it provides optimum load impedance to these
transistors. Similarly, the interstage matching circuit transforms the
input impedance of the power stage HEMTs into the optimum load
impedance for the driver transistor. It also serves to distribute the
driver output signal equally among the power stage transistors. Input
matching circuit transforms the input impedance of the driver tran-
sistor to the 50Ω generator for minimum return loss. Aiming at high
PAE, the output and interstage matching circuits provide the nearly-
optimal 2nd harmonic impedances to the power stage transistors, as
mentioned in the section 4.3.4.
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Figure 4.11: Principal block diagram of the realized power amplifier.
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Premature saturation of the driver HEMT could limit the output
power and also cause a distortion. To avoid this, the driver output pe-
riphery should be sufficiently large. Unfortunately, very large driver
transistor consumes excessive DC power resulting in reduced PAE.
Ratio between the driver periphery (18 fingers) to the periphery of
the power stage (48 fingers) is 1/2.7, according to the number of fin-
gers indicated in the Fig.4.11. State-of-the-art GaN HEMT monolithic
X-band power amplifiers [31–36,170, 171] exhibit periphery ratios be-
tween 1/4.5 and 1/2. From this point of view, the chosen periphery
ratio, 1/2.7, can be considered as ’non-aggressive’. It will be shown
in section 4.5 that the driver stage operates in ∼ 5.6dB output back-
off while the power stage is in 1dB compression. This assures linear
performance and provides a safety margin for the driver. If the 12-
finger driver was used in stead, the periphery ratio would have been
1/4, and the driver back-off would have dropped to 3.9dB. The pre-
dicted PAE would have increased from 29.2% to 30.4%, according to
the estimation described in section 4.5.
Diagram and layout of the amplifier circuit are shown in Fig.4.12
and Fig.4.13, respectively. Component values are summarized in the
Appendix A. The size of the submitted chip, 3×4mm2, is in the range
of the state-of-the-art solutions [32–35].
Coplanar transmission lines of the matching/combining networks
are represented by the thick lines in the circuit diagram. The drain
current is supplied through the stubs, which electrical length is around
45◦ at 8 GHz. Since the stubs are AC-shorted by the decoupling ca-
pacitors, they act as shunting inductors in the matching circuits. The
shunting capacitors C12, C14 and C17, however, are most important
for the impedance transformation. The C2 capacitor placed close to
the input of each power stage transistor provides nearly the optimum
second harmonic impedance to these transistors, which eases the op-
timization of the interstage matching circuit elements.
High device gain at low frequencies necessitates use of the resistive
loading in the circuit to prevent parasitic oscillations. Rollet’s stability
factorK of the amplifier stages devices are lower than 1 around 3GHz,
which implies potential instability [172]. Series connected resistor and
capacitor between gate and drain eliminates this problem.
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Figure 4.12: Circuit diagram of the power amplifier. Component val-
ues are identical in the two circuit half-parts symmetrical around hor-
izontal center axis.
Input impedance of the optimally matched driver transistor is only
(1.4+j4) Ω. This impedance has to be transformed to 50 Ω for min-
imum input return loss. As mentioned earlier, a high transforma-
tion ratio hampers the design of wideband matching circuits. Output
impedances of the devices are order of magnitude higher as compared
to their input impedances. The total amplifier bandwidth is there-
fore mainly determined by the input and interstage matching circuits
rather than the output matching circuit. By introducing losses in the
two matching circuits, the amplifier’s 1dB bandwidth was extended
from around 250 MHz to 500 MHz. Resistor R5 terminated by the
decoupling capacitor C4 in the gate biasing path of the driver tran-
sistor dissipates the signal power at the fundamental frequency. Am-
plifier’s power gain reduces around 2dB due to the action of the R5.
Same approach was applied in the interstage matching network, where
gain reduction due to R4 was 1 dB.
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C2
Figure 4.13: Layout of the developed power amplifier MMIC (chip size
is 3×4mm2).
Decoupling capacitor C3 in the gate biasing network of the power
stage provides nearly a short circuit at 8 GHz. Its impedance is
however non-negligible in lowerGHz range. The R6-C5 section creates
an additional lossy path seen by the matching circuit in the lowerGHz
range. This further improves the stability at lower frequencies. Gate
biasing network of the driver transistor is based on same approach.
Possible development of odd-mode oscillations within each of the
two transistor pairs of the power stage was prevented by connecting
the gates by R2 resistors. Similarly, odd-mode oscillations which can
exist between the transistor pairs are prevented by resistor R3.
The maximum current that can flow through a cross section of
a coplanar center-conductor limits the use of coplanar lines for high-
power amplifier design. The two stubs feeding the drain current to
the power stage transistors each carry a maximum current of 0.8A,
when the amplifier is driven into saturation. This current corresponds
to around 70% of the maximum current flow capacity, above which
electron migration starts to occur. The distance between the pads
in the shown layout is compatible with the standard 150µm-pitch
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test probes/needles. The pads were made sufficiently large for wire-
bonding. The input and the output signal pads were made sufficiently
wide to accommodate two bonding wires placed in parallel, which will
reduce the parasitic inductances.
4.5 Predicted Performance
Models of the passive structures for circuit simulations in ADS were
provided by FBH. S-parameter of the inductors and combiners were
based on electromagnetic simulations. Analytical scalable models of
the coplanar elements were available in the design kit. These encom-
passes MIM capacitors, coplanar lines and coplanar discontinuities
such as T-junctions, 90◦-bends and underpasses.
Fig.4.14 shows the simulated small-signal S-parameters for the de-
veloped PA. Simulated S21 drops by 1 dB at 7.7 GHz and 8.4 GHz.
In this frequency range, |S11| and |S22| return losses, are better than
8 and 7 dB, respectively.
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Figure 4.14: Simulated S-parameters of the power amplifier.
As indicated before, the transistor model was not capable to accu-
rately predict the behavior of the device at high power levels. Anal-
ysis presented below estimates the achieved PAE and output power
capability, based on the measured and scaled transistor data and the
small-signal simulations of the amplifier circuit at 8 GHz. Impact of
harmonic tuning is not considered. The estimated results are after-
wards compared to the simulated ones.
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In the power-sweep test, the 8-finger device biased at 80 mA/mm
delivered 33.4 dBm in 1dB compression. The scaled 12-finger power-
stage device is expected to produce 1.8 dB higher power as mentioned
in the section 4.2. Four of such devices together deliver 6 dB more
power. Total power delivered to the output matching circuit becomes
Po2 = 33.4 + 1.8 + 6 = 41.2[dBm] (4.8)
Simulated power loss in the output matching circuit is 0.8 dB. The
predicted power delivered by the amplifier to the 50Ω load becomes
POUT = Po2 − 0.8 = 40.4[dBm] = 11[W ]. (4.9)
Calculated in same manner, saturated output power becomes 42.5dB.
Simulated power gain of the interstage matching circuit was−2.5dB.
Measured input power for the 8-finger HEMT was 21dBm in 1dB
compression. Power delivered by the driver transistor can now be
estimated by applying the scaling rules as in the eq.(4.8),
Po1 = 21 + 1.8 + 6 + 2.5 = 31.3[dBm]. (4.10)
Based on the the estimated output powers and periphery ratio
1/2.7, the difference between the output power densities of the two
respective stages can also be found,
Po2 − Po1 + 10 log10(1/2.7) = 41.2− 31.3− 4.3 = 5.6[dBm]. (4.11)
The calculated power density ratio indicate that the driver operates
at 5.6 dB lower power density as compared to the power stage, when
the later is in 1dB compression. Hence the driver is in 5.6dB back-off.
At the power levels Po1 and Po2 the two respective stages draw 232
mA and 1.1 A, respectively, according to the measured device data.
Total amplifier power gain under 1dB compression is found from
the simulated small-signal S21[dB]
G = 10 log10
[(
10S21[dB]/20
)2]− 1dB = 20dB = 100. (4.12)
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The power added efficiency of the whole amplifier can finally be
calculated as
PAE = POUT
1− 1/G
Pdc1 + Pdc2
(4.13)
= 11.1W
1− 1/100
28V (0.232A+ 1.1A)
= 29.2% (4.14)
where Pdc1 and Pdc2 are the powers delivered by the 28V supply to the
driver and power stage, respectively. Apparently, the estimated PAE
is significantly lower as compared to the PAE of the single transistor,
39.6%, measured in 1dB compression. The degradation mainly comes
from output combiner loss and Pdc1, while the total amplifier gain G
is only responsible for 0.5% of the degradation.
As already pointed out, if the number of the driver device fingers
is reduced from 18 to 12, and same power loss is assumed in the in-
terstage matching circuit, the driver would exhibit unchanged output
power but higher power density and consequently higher efficiency.
According to the power measurement data, the DC-current flowing
into the driver stage would be expected to decrease to 180 mA, so
the predicted two-stage PAE would have increased to 30.4%. The dis-
advantage of the smaller driver periphery would be reduction of the
driver back-off from 5.6dB to 3.9dB.
Power added efficiency of the power stage transistors peaks in
2.5dB compression according to the measurements. When the calcu-
lation presented in the eq.(4.8-4.14) was repeated at this power level,
PAE and driver back-off became 31.3% and 2.7dB, respectively. The
predicted PA performance is summarized in the Table 4.2.
1dB compression 2.5dB compression saturation
POUT 40.4dBm 41.4dBm 42.5dBm
PAE 29.2% 31.3%
driver
back-off 5.6dB 2.7dB
Table 4.2: Estimated large-signal performance of the GaN HEMT
power amplifier.
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As already mentioned, large-signal model of the power HEMT over-
estimates the measurements with respect to the output power. This
overestimation consequently occurs in connection with the entire PA.
The large-signal simulations of the PA are presented in Fig. 4.15.
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Figure 4.15: Simulated output power (-) and PAE (-o-) of the PA at
8 GHz (left plot) and with input power as parameter (right plot). At
PIN=27dBm the PA is driven into 3dB compression at 8 GHz.
From the left plot in the Fig. 4.15 it can be concluded that maxi-
mum POUT and peak PAE are respectively 44.3 dBm and 36%. Both
of these significantly exceed the predicted data from the Table 4.2.
Variation of POUT within 7.9-8.4GHz band for satellite uplink is 1.5-
2.5 dB for the three shown curves in the right plot.
4.6 Discussion
One-tone measurements of the power HEMT suggested deep class-AB
(80 mA/mm) as a very favorable option with respect to gain and
power added efficiency. Two-tone measurements were unfortunately
only possible at frequencies as high as 2 GHz. According to these
measurements the deep class-AB bias also offered lowest IMD3 distor-
tion at power levels beyond 1dB back-off. The IMD3 was better than
-30 dBc at the power levels up to around 2dB compression. The two
stages of the developed PA MMIC were biased at that current density.
The circuit is being fabricated.
Simulated 2nd harmonic impedances, needed for efficiency maxi-
mization, result in voltage and current waveforms that remind those
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of a parallel-tuned amplifier with shorted harmonics. Realized out-
put and interstage matching circuits nearly approximate the optimal
harmonic impedances required by the power stage transistors. In 2dB
back-off, the obtained PAE was about 2% below the optimum case.
The most undesirable harmonic terminations were those that created
open circuits seen by the intrinsic device input and output.
Investigation of the transistor model also revealed that feedback
capacitance CGD, beside CDS , significantly reduces the optimal load
impedance at the fundamental frequency.
The obtained small-signal insertion gain is 21dB, and it falls by
1dB at 7.7 and 8.4 GHz. Hence 1dB gain variation is obtained in the
satellite uplink band 7.9-8.4 GHz. Without accounting for possible
improvement coming from the harmonic manipulation, peak PAE of
31.3% and 42.5 dBm (18 W ) saturated output power can be expected
based upon device measurements and simulated circuit losses. These
results are competitive to the other GaN HEMT two-stage state-of-
the-art MMIC results presented in the Fig3.1 [32,33,35,36].
Chapter 5
SiGe and InP based HBTs
As stated in the chapter 3 in connection with the technology inves-
tigation, millimeter-wave SiGe HBT and InP HBT technologies of-
fer attractively high power densities. The section 3.4 outlined basic
properties of the InP HBT technology from Alcatel-Thales III-V Lab
and SiGe HBT technology from IHP. Excellent transport properties
of InP compound and relatively high breakdown field makes the InP
HBTs suitable for mm-wave power applications. For instance, mobility
higher than that in Si, relaxes the trade-off between the base resistance
and ft, which both are dependent on base doping level [53]. Despite
of these advantages, InP HBT based MMICs operating in 68-85 GHz
range, demonstrated lower output powers (up to 80 mW ) than their
SiGe counterparts (up to 125 mW ), as depicted in the Fig.3.3. Ag-
gressive scaling of SiGe HBTs reduces the parasitics thereby improving
the achievable gain demanded by the mm-wave amplifiers. Another
advantage of the SiGe HBT technology lies in a thermal conductivity
of Si, which is around twice that of InP substrate.
Goal of this chapter is to compare the two types of HBTs in terms
of model parameters and a simulated performance. An accurate model
of the ATL’s InP HBT was available as discussed in chapter 3. In this
work IHP’s SiGe HBT was characterized using a large-signal compact
model VBIC. First part of this chapter deals with the extraction of
the model parameters from electrical measurements, and model veri-
fication. The modeling part includes the description of the developed
method for accurate de-embedding of the test structure parasitics from
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the small-signal measurements. After that, advantages and limitations
of the SiGe and InP HBTs will be presented, together with the pre-
liminary considerations for the InP HBT power amplifier design.
5.1 Modeling of SiGe HBT
Evaluation of power performance of the 0.21 × 0.84µm2 HBT re-
quires an accurate large-signal model. One commercial physics-based
model of a bipolar transistor is a vertical bipolar inter-company model
(VBIC) [173]. SiGe HBTs exhibiting ft of 60GHz [174] and 75GHz
[175] have been accurately characterized using the VBIC, when mea-
sured up to 26.5GHz and 50GHz, respectively.
Development of a small-signal equivalent model based on a multi-
bias S-parameters of a SiGe HBT is an essential step towards the
extraction of VBIC model parameters [174, 176]. Prior to this step,
parasitic effects of the RF probe pads and interconnects must be re-
moved from the measured S-parameters. A widely used de-embedding
method developed by Cho and Burk [177] employs four standard test
structures - two shorts, open and thru - for characterization of the par-
asitics surrounding the device. Few standards provide limited infor-
mation about the parasitics. This method therefore assumes that the
pad and the associated interconnecting line are each representable by
a single one-port impedance box. However, as the operation frequency
increases, this simplified model may cease to be accurate because of
distributed nature of the interconnects. More advanced methods ac-
count for the line distribution in different ways: by separate measure-
ment of an on-wafer interconnect assisted by EM-simulation [139], by
fitting all lumped-element model parameters to the structure mea-
surements [178], or by measuring a number of additional standard
structures [179].
In this work, a simplified variant of the Cho-Burk de-embedding
method [180] based on only two standard structures, open and short,
was further developed to account for the distribution of the inter-
connect admittance. The distribution of the line admittance was es-
timated by optimization of one empirical factor. Hereafter, the de-
embedded measurement results are applied for a direct parameter ex-
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traction of the small-signal equivalent circuit parameters following the
procedures previously reported in [174] and [181]. Additionally, a de-
embedding error resulting from probe positioning inaccuracy will be
identified and corrected. The small-signal model is utilized for param-
eter extraction for the large-signal VBIC model based on small-signal
and DC measurements. Finally, the VBIC model is experimentally
verified against measurements up to 50 GHz.
5.1.1 De-Embedding of the Test Structure Parasitics
De-embedding of the RF-probe and interconnect line parasitics is pre-
requisite for accurate interpretation of the device characteristics. S-
parameters provided by IHP were obtained from the 4-finger HBT
structure illustrated in the Fig.5.1. The HBT is connected to the
probe pads by finite-ground coplanar wave-guides (CPWs). The two
CPW lines are to the first order of approximation described by two pi-
networks on each side of the device as shown in the Fig.5.2. Elements
Ypad(11/22) and Yinn(11/22) model the distributed capacitive coupling of
the interconnect lines and the pads to the ground. The series elements
Zpb, Zpc and Ze have predominately inductive behavior. Coupling be-
tween the lines due to the gap where the device is situated is modeled
through Ybc.
Base Collector 
Figure 5.1: Central part of the test structure showing four parallel
coupled 0.21× 0.84µm2 HBTs [141].
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Zpb Zpc
Ybc
Zpe
Ypad11 Yinn11 Ypad22Yinn22
Figure 5.2: Equivalent circuit model for the HBT test structure.
Total admittances of the two interconnect lines are calculated from
the open standard admittance parameters, and used for construction
of the admittance matrix Yline, as
Yline =
[
Yopen11 + Yopen21 0
0 Yopen11 + Yopen12
]
. (5.1)
In the next step, an empirical factor n is introduced in order to
divide the total line admittance, into Ypad and Yinn contributions as
Ypad ' Yline · (n) (5.2)
Yinn ' Yline · (1− n) (5.3)
For n = 1, the total admittance would be associated with the pads,
and the equivalent circuit would reduce to the conventional Cho-Burk
topology [177]. For 0 < n < 1 it would be distributed. Approxima-
tions in the equations (5.2) and (5.3) rely on the fact that the two
series networks, Zpb-Yinn11 and Zpc-Yinn22, respectively, resonate at
much higher frequencies than the highest measurement frequency of
50 GHz.
Series impedance elements can now be extracted as
Zp = [Yshort − Ypad]−1 (5.4)
Zpe = Zp12 (5.5)
Zpb = (Zp11 − Zp21) · nshift (5.6)
Zpc = (Zp22 − Zp12) /nshift (5.7)
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where Yshort is the admittance matrix of the short-standard measure-
ment, and nshift is introduced to correct a de-embedding error result-
ing from probe positioning inaccuracy. If the probe reference planes
in the HBT structure measurements are shifted as compared to the
reference planes in the short-standard measurement, a Zpb and Zpc
impedances would be miss-predicted. A simple way to correct for this
is to multiply Zpb and divide Zpc by a same factor nshift. A proce-
dure for estimating nshift from transistor access inductances will be
explained later in this section.
The inductive part of the series element Zpc is plotted vs. frequency
in the Fig.5.3, for two values of the distribution parameter n. For
n=1, the total line admittance to the ground is concentrated in the
pad, leading to a frequency dependence of the inductance Lpc. For
n=0.5, the admittance to the ground is distributed along the line. The
resulting Lpc becomes also less dependent on frequency. Frequency
dependence of Lpc in the low-frequency range is believed to stem from
uncertainties in the S-parameter measurements. When n=0.5 was
assumed, reduced frequency dependence was correspondingly observed
in the extracted small-signal equivalent circuit element values of the
investigated HBT. Therefore, 0.5 was adopted as an optimum value
for the de-embedding parameter n.
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Figure 5.3: Extracted inductance of the line connecting the collector
with the test probe.
The calculated two-port parameters of the equivalent circuit ele-
ments are now easily subtracted from the measured multi-bias tran-
sistor parameters in following four steps.
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Yd1 = Ymeas − Ypad (5.8)
Yd2 =
{
Y −1d1 −
[
Zpb 0
0 Zpc
]}−1
(5.9)
Yd3 = Yd2 − Yinn −
[
Ybc −Ybc
−Ybc Ybc
]
(5.10)
Zd4 = Y −1d3 − Zpe. (5.11)
Here, Ymeas it the measured admittance matrix of the transistor in-
cluding the test structure, and Zd4 is the obtained Z-matrix of the
transistor alone.
5.1.2 Extraction of the Small-Signal Equivalent Circuit
Parameters
The carefully de-embedded small-signal parameters of the HBT are
in following applied for direct parameter extraction for the small-
signal equivalent HBT circuit. The applied extraction method relies on
small-signal S-parameters measured under different bias conditions in
cut-off, forward active and saturation mode of operation. The small-
signal equivalent circuit useful to represent a SiGe HBT biased in
a forward active mode was presented in [182] and is reproduced in
Fig.5.4.
The bias-dependent intrinsic part of the circuit from the Fig.5.4
describes the active device in the vertical structure under the emitter.
The hybrid-pi topology is compatible with the large-signal model of
the intrinsic transistor in VBIC model. Frequency dependence of the
transconductance gm is controlled by the parameter τ . It accounts
for the excess-phase shift, which becomes noticeable as the frequency
approaches ft. The Cbc is the depletion capacitance while Cbe contains
both depletion and diffusion components. The intrinsic base resistance
Rb is modulated by the mobile carrier concentration in the neutral
base, and by the base width variation due to Early effect.
The extrinsic part of the equivalent circuit from the Fig.5.4 in-
cludes the external passive parasitics as well as the parasitic pnp tran-
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sistor, existing between the substrate, base and collector of the HBT.
The fixed resistors Rbx, Re and Rcx account for access resistances
between the device terminals and the intrinsic device including the
contact resistances. In modern SiGe HBTs significant contribution to
the device capacitances originates from the oxide capacitances. These
are represented by Cbeo and Cbco. Action of the parasitic pnp device
biased in cut-off is accounted through the Cbcx, Rs and Ccs elements.
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Figure 5.4: Small-signal equivalent circuit of a SiGe HBT biased in
forward active mode.
Fixed Oxide Capacitances
Base-collector and base-emitter oxide capacitances were extracted from
cut-off mode measurements at lower frequencies, where gm0 approaches
zero and the access resistors and Rbe can be neglected. Sum of total
B-E and B-C capacitances were estimated from the de-embedded Y-
parameters as, respectively,
Cin = = (Y11 + Y12) /ω and Cfb = = (−Y12) /ω. (5.12)
In reverse and slightly forward biased regime, each of the two cal-
culated total capacitances can be represented as a sum of a constant
oxide capacitance and a bias-dependent depletion capacitance i.e.,
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Cin = Cbeo +
Cbe︷ ︸︸ ︷
Cje(
1− VbePe
)Me , Cfb = Cbco +
Cbc+Cbcx︷ ︸︸ ︷
Cjc + Cjep(
1− VbcPe
)Mc . (5.13)
Here, Vbe and Vbc are the applied bias voltages, Cje and Cjc are zero-
bias depletion capacitances, Pe and Pc are built-in potentials and Me
and Mc are grading terms of the two respective junctions. Cjep is the
extrinsic base-collector zero-bias depletion capacitance.
The parameters of the total B-C capacitance were extracted by
fitting (Cfb − Cbco) vs. (1 − Vbc/Pe) function to a straight line in a
double-logarithmic plot [174], as shown in Fig.5.5. For an arbitrary
value of Cbco the other parameters of the depletion capacitance equa-
tion were numerically optimized to fit (Cfb − Cbco). This function
closely resembled a straight line when a value of 8.2fF was chosen
for Cbco. Parameters of the total base-emitter capacitance were ex-
tracted in the same manner. The extracted values are summarized in
the Table 5.1.
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Figure 5.5: Extraction of Cbco at Vce=0V , based on the shape of (Cfb−
Cbco) vs. (1− Vbc/Pc) curve. Left: Cbco = 0. Right: Cbco = 8.2fF .
Fixed Access Resistances
An HBT biased in a deep saturation mode can be represented by
a simple T-network of three resistors corresponding to the extrinsic
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Parameter Cbco Cjc + Cjep Pc Mc
Value 8.2 fF 4.9 fF 0.724 V 0.363
Parameter Cbeo Cje Pe Me
Value 2 fF 10.2 fF 0.9 V 0.232
Table 5.1: Extracted oxide capacitances and parameters for base-
emitter and base-collector depletion capacitances.
elements Rbx, Rcx, and Re and the associated series inductors [183].
The reason is that both transistor junctions are forward biased, so the
dynamic junction resistances short the junction capacitances. Small-
signal measurements were provided at high base currents ranging from
0.6 to 6mA. The current flowing into the base was equally distributed
between the current flowing out of the collector and the emitter. After
de-embedding the oxide capacitances the fixed resistances were found
by taking the real part of the Z-parameter equations [183]
Z11 − Z12 = Rbx + jωLbx (5.14)
Z12 = Re + jωLe (5.15)
Z22 − Z12 = Rcx + jωLcx. (5.16)
The three resistances calculated at the highest current of 6 mA
became nearly independent on frequency, as depicted in Fig.5.6 (left
plot). The fixed resistors were found by extrapolating the extracted
values to infinite base-current limit, as depicted in Fig.5.6 (right plot).
The extrapolated resistance values are summarized in Table 5.2.
Parameter Rbx RB Rcx
Value 7.5 Ω 9 Ω 2.8 Ω
Table 5.2: Extracted access resistances of the 4×0.21×0.84µm2 HBT.
The inductive contribution of the leads between the intrinsic tran-
sistor and the external contacts can be extracted by taking imaginary
part of the eq.(5.14-5.16). Negative collector inductance and relatively
large base inductance were derived using this procedure. Adding 3pH
to the Lcx and subtracting the same from the Lbx would balance both
inductances. This indicated that the probes in the HBT measurement
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Figure 5.6: Extraction of access resistances. Left: Extracted values
of Z-parameter equations at Ib=6mA. Right: Extrapolation of the
averaged Z-parameters to Ib=∞.
setup could have been shifted around 3µm towards the collector side
compared to the probe location in the short-standard measurements.
The error was compensated by introducing the factor nshift=1.05 in
eq.(5.6) and eq.(5.7) in the de-embedding procedure, since the 3pH
inductance corresponds to ∼5% of the inductance of the interconnects
Zpb and Zpc in the equivalent circuit of the test structure. After the
compensation, the two access inductances became negligibly small,
0.9pH, and were therefore omitted from the equivalent HBT circuit.
Substrate Parasitics
Parasitic coupling to the substrate is modeled through the series con-
nected substrate resistance Rs and collector-substrate junction capac-
itance Ccs elements in the Fig.5.4. Provided Y-parameters were ob-
tained from the HBT biased in cut-off. Collector-substrate voltage was
swept from reverse to a weak forward polarization. Extraction of the
substrate parasitics is possible after the fixed capacitances and base
and collector resistances have been removed. Neglecting the emitter
resistance, the two substrate parasitic elements were estimated from
the Y-parameters in the low frequency range as proposed in [182],
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Rs ' <
(
1
Y11 + Y12
)
, Ccs ' −
{
=
(
1
Y11 + Y12
)}−1
. (5.17)
The extracted Ccs was afterwards fitted to the usual depletion capaci-
tance expression, as those in eq.(5.13), omitting the oxide capacitance
term and using the corresponding VBIC parameters, Ms, Ps and Cjcp.
The extracted values are listed in the Table 5.3.
Parameter Rs Ms Ps Cjcp
Value 800 Ω 0.14 0.72 V 3.1 fF
Table 5.3: Extracted parameters of the parasitic substrate network.
Hybrid-pi Equivalent Circuit
Reverse biased base-emitter junction of the parasitic pnp device con-
tributes to the base-collector capacitance through Cbcx element in the
equivalent circuit of the Fig.5.4. The elements of the intrinsic device
together with Cbcx can be calculated after stepwise de-embedding of
the previously calculated elements in following order: oxide capac-
itances, access resistances in base and collector, substrate-collector
parasitics and finally emitter resistance. The method applied in [180]
was used here to extract the remaining elements of the equivalent
circuit. The influence of Cbcx is first removed by manipulating the
de-embedded Y-parameters as
Ya = Y11 + Y12 =
gbe + jωCbe
1 +Rbi (gbe + jω (Cbe + Cbc))
(5.18)
Yb = Y21 − Y12 = gmoe
−jωτ
1 +Rbi (gbe + jω (Cbe + Cbc))
(5.19)
Yc = Y22 + Y12 =
jωCbcRbi
(
gbe + gmoe−jωτ + jωCbe
)
1 +Rbi (gbe + jω (Cbe + Cbc))
(5.20)
where gbe = 1/Rbe is introduced. Using the calculated Ya, Yb and Yc,
following useful subfunctions are defined,
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a =
1
|Yb|ω→0
=
1 +Rbigbe
gmo
, (5.21)
b =
1
ω
√
1
|Yb|2
− a2 = Rbi (Cbe + Cbc)
gmo
, (5.22)
c = <
(
Ya
Yb
e−jωτ
)
=
gbe
gmo
, (5.23)
d = =
(
Ya
Yb
e−jωτ
)
1
ω
=
Cbe
gmo
, (5.24)
τRC = =
(
Yc
ω (Ya + Yb)
)
= RbiCbc, (5.25)
where the excess phase delay parameter τ is found from
ωτ = − (∠Yb + arctan (ωb/a)) (5.26)
Remaining circuit elements are extracted by solving the eq.(5.21-5.25)
as follows
Rbi =
b− aτRC
d− cτRC
, (5.27)
gmo =
1
a− cRbi , (5.28)
Rbe = cgmo, (5.29)
Cbe = dgmo, (5.30)
Cbc =
τRC
Rbi
, (5.31)
Cbcx = =
(
−Y12 − jωCbc1 +Rbi (gbe + jω (Cbe + Cbc))
)
1
ω
(5.32)
Some of the calculated element values are plotted vs. frequency in
the Fig.5.7. In general, reasonably low frequency dependence is ob-
tained in a wide range of the operating conditions. Above ∼18 GHz,
ωτ grows almost linearly with frequency, as expected. Extracted ele-
ment values of the hybrid-pi equivalent network are summarized in the
Table 5.4. It can be seen from the table that the Cbc value is slightly
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higher at Vce=1.5V as compared to the value at 1.0V . This trend is
inconsistent with the expected voltage dependence of a depletion ca-
pacitance - Cbc should decrease with increasing Vce. However, the sum
(Cbc+Cbcx) does decrease with Vce. In fact, it has been found that the
model response is mainly affected by the sum (Cbc+Cbcx), while the
accurate distribution between the intrinsic and extrinsic capacitance
is of less importance.
0 10 20 30 40 50
0
1
2
3
4
5
Frequency [GHz]
C b
c[f
F]
0 10 20 30 40 50
0
100
200
300
Frequency [GHz]
C b
e[f
F]
0 10 20 30 40 50
0
0.1
0.2
0.3
0.4
Frequency [GHz]
ω
τ
0 10 20 30 40 50
0
100
200
300
400
Frequency [GHz]
g m
0[m
S]
1mA, 0.5V
6mA, 1.0V
11mA, 1.5V
1mA, 2.0V
Figure 5.7: Frequency dependence of the extracted element values for
the intrinsic device.
Rbi Cbc Cbe Rbe gmo τ Cbcx
Ic/Vce [Ω] [fF ] [fF ] [Ω] [mS] [pS] [fF ]
1mA/0.5V 50 3.4 37 2743 29 0.81 2.1
6mA/1.0V 60 2.9 127 578 165 0.47 1.5
11mA/1.5V 60 3.1 240 280 290 0.26 0.95
1mA/2.0V 53 2.8 38 2992 31 0.79 0.16
Table 5.4: Extracted element values for the hybrid-pi equivalent circuit
of the 4× 0.21× 0.84µm2 SiGe HBT at four bias points.
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Verification of the Small-Signal Equivalent Model
In order to verify the de-embedding and the extraction procedure,
simulated S-parameters of the equivalent circuit, are compared to the
measured and de-embedded S-parameters as shown in Fig.5.8. Excel-
lent agreement is achieved up to the highest measurement frequency
of 50GHz. The small-signal equivalent circuit is capable of predicting
the behavior of the HBT beyond the maximum-ft current of ∼8mA.
The accuracy of the model would cease if the extraction is attempted
in quasi-saturation region, where the B-C junction is forward biased.
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Figure 5.8: Measured (o) and modeled (-) S-parameters in frequency
range 0-50 GHz at two bias conditions.
5.1.3 Parameter Extraction for VBIC95 Model
Large-signal modeling of the SiGe HBT was carried out in order to
evaluate the large-signal performance of the device at E-band. For this
purpose, a VBIC95 model [173] is used. The VBIC95 model covers
several important effects in the bipolar devices: Early effect, quasi-
saturation, collector resistance modulation, avalanche multiplication
and self-heating. Equivalent network of VBIC95, shown in Fig.5.9, in-
cludes an intrinsic npn transistor, a parasitic substrate pnp transistor,
parasitic resistances and capacitances, a thermal network, and a net-
work that implements excess phase for the forward transport current.
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Modeling of avalanche multiplication and self-heating was not car-
ried out in this work. The parameter extraction described below is
based on pre-knowledge of the thermal resistance Rth = 2200Ω, and
weak avalanche parameters AV C1 = 2 and AV C2 = 11.1. These
parameters were provided in an outdated set of VBIC parameters of
IHP’s 4-finger SiGe HBT having same emitter dimensions.
Some of the extracted values of the small-signal equivalent circuit
elements, like fixed capacitances and resistances and parasitic sub-
strate resistance, were directly used as parameters for the large-signal
VBIC95 model. Parameters for the depletion capacitances were used
as well. The total C-B zero-bias depletion capacitance of 4.9 fF , pre-
sented in Table 5.1, was partitioned into the intrinsic Cjc and extrinsic
Cjep component using the Cbc/Cbcx ratio of 2.5 extracted at peak ft.
Excess-phase parameter τ presented in Table 5.4 ranges between
0.8pS at 1mA and 0.26ps at 11mA. Since the excess phase delay in
the VBIC model is independent on the bias, an average value of 0.4 ps
was used for the excess phase delay parameter Td. Such a low value
of the excess phase delay is of minor importance for the small-signal
S-parameters well below the cut-off frequency ft.
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Early-Effect Modeling
Modulation of the neutral base width caused by the bias dependent
width of the depletion regions is called Early-effect. In a common-
emitter stage this results in a finite output conductance go. Forward
and reverse Early-voltage parameters Vef and Ver are calculated by
solving two coupled equations [173],
(qfbc − Iccfbc/gfo )(1/Vef ) + qfbe(1/Ver) = −1 (5.33)
(qrbe − Iecrbe/gro)(1/Ver) + qrbc(1/Vef ) = −1 (5.34)
where superscripts f and r denote forward and reverse mode of op-
eration, respectively, q is the normalized depletion charges and c is
the depletion capacitance normalized to the corresponding zero-bias
depletion capacitance. Junction charge q can be calculated as follows
c =
δq
δV
=
1(
1− VP
)M =⇒ (5.35)
q =
−P
M − 1
(
1−
(
1− V
P
)(1−M))
(5.36)
where P is the built-in potential, M is the grading coefficient and V
is the applied voltage for the particular junction. Calculated Early
voltages for the SiGe HBT became Vef = 83V and Ver = 2.1V .
Diodes and Transport-Current Parameters
Transport current source of the intrinsic device in VBIC is given by
[173]
Icc =
Is
qb
(
exp
(
Vbei
NfVt
)
− exp
(
Vbci
NfVt
))
, (5.37)
where Vbei and Vbci are the B-E the B-C voltages, respectively, Vt is
the thermal voltage, Nf and Nr are the forward and the reverse ide-
ality factors, respectively, Is is the saturation current and qb is the
normalized base charge. High injection in the base and Early effect
are treated by modulation of qb. The high injection effect is modeled
through forward and reverse knee current parameters, Ikf and Ikr,
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respectively. They acts as a limitation of the exponential current in-
crease. After the Early voltages were calculated, the transport current
parameters were extracted in following steps:
• Parameters Is and Nf were extracted from forward Gummel
measurements up to moderate current level where high-injection
and resistive effects are negligible. Vbc was set to 0V while Vbe
was swept in a range 0.4-0.8 V . Measured Ic versus Vbe, plotted
in the logarithmic current plot is almost a straight line, which
slope is proportional to Nf , and which offset on the logarithmic
scala is controlled by Is.
• Nr was extracted from the emitter current in the reverse Gum-
mel measurements, in which Vbc was swept, and Vce was kept
constant at -0.5 and -1.5V .
• Ikf and Ikr were optimized to fit the collector- and emitter cur-
rents to the high-current subrange of the forward and reverse
Gummel measurement, respectively.
Current of the forward biased base-emitter diode is split into sum
of an ideal and a non-ideal component,
Ibe = Ibei
(
exp
(
Vbei
NeiVt
)
− 1
)
+ Iben
(
exp
(
Vbei
NenVt
)
− 1
)
. (5.38)
The ideal and non-ideal diode parameters, Ibei, Nei and Iben, Nen,
respectively, can be extracted from the base current in the forward
Gummel plot. The non-ideal parameters can be extracted in the low
current range, while the ideal parameters can be extracted from the
medium current range where the series resistances of the base and
emitter can be neglected. The non-ideal base current turned out to be
negligible all way down to 10 pA, which is an indication of a negligible
recombination currents in the E-B space-charge region [184].
Current through the base-collector diode
Ibc = Ibci
(
exp
(
Vbci
NciVt
)
− 1
)
+ Ibcn
(
exp
(
Vbci
NcnVt
)
− 1
)
. (5.39)
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is also controlled by the ideal, and non-ideal parameters, Ibci, Nci, and
Ibcn, Ncn, respectively. From measured reverse Gummel plot it is not
possible to distinguish between this current and the current flowing
through the B-E diode of the parasitic substrate transistor. Both
diodes are characterized by the same ideality factors in VBIC, but
the parasitic B-E diode has its own saturation currents Ibeip and Ibenp.
The ideal and non-ideal saturation currents extracted from the reverse
Gummel plot were partitioned into B-C and parasitic B-E saturation
currents using the Cbc/Cbcx ratio of 2.5 extracted at peak ft.
Transport current for the parasitic substrate transistor is given by
Iccp =
Isp
qbp
(
exp
(
Vbep
NfpVt
)
− exp
(
Vbcp
NfpVt
))
(5.40)
where Vbep and Vbcp are voltages across the parasitic B-E and the
parasitic B-C diode, respectively. Saturation current Isp and ideal-
ity factor Nfp were extracted from the substrate current in forward
Gummel plot of the parasitic transistor up to moderate current level,
similarly to the intrinsic npn transistor. In this measurement, emitter
was floating, while the substrate-collector voltage was swept keeping
Vbe at 0.5 V . Normalized parasitic base charge qbp is controlled by the
knee current parameter Ikp, which was extracted from the substrate
current in the high current region.
The base-collector current of the parasitic transistor is modeled as
Ibcp = Ibcip
(
exp
(
Vbcp
NcipVt
)
− 1
)
+ Ibcnp
(
exp
(
Vbcp
NcnpVt
)
− 1
)
(5.41)
where Ibcip, Ncip and Ibcnp, Ncnp control the ideal and non-ideal current
components, respectively. The parameters were extracted from the
reverse Gummel plot of the parasitic transistor, based on the same
procedure as for the other diodes mentioned above. The extracted
DC-parameters are listed in Table 5.5.
Quasi-Saturation Parameters
Quasi-saturation is defined as the region where the intrinsic B-C junc-
tion is forward biased, while the external B-C terminal remains reverse
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Param. Value Param. Value Param. Value
Is 2e-18 Nen 2 Nfp 0.996
Nf 1.020 Ibci 1.65e-18 Ikp 0.004
Nr 1.015 Ibcn 3.67e-14 Ibcip 3.23e-15
Ikf 0.005 Nci 1.057 Ibcnp 1e-25
Ikr 0.006 Ncn 2 Ncip 1.01
Ibei 6.2e-20 Ibeip 6.62e-19 Ncnp 2
Iben 1e-25 Ibenp 1.47e-14
Nei 1.032 Isp 2.94e-20
Table 5.5: Extracted parameters for the diodes and transport currents.
biased [185]. In this mode of operation, minority carriers are injected
into the lightly doped collector, widening the base of the device and
thus reducing current gain and storing excess charge in the collector.
In a device employing lightly doped collector, the quasi-saturation is
more pronounced due to a high collector resistance. Moreover, collec-
tor transit-time tends to be high, reducing the ft [186]. However, low
collector doping level has a beneficial impact on break-down voltage
and fmax due to decreased electric field and capacitance of the B-C
junction, respectively [186,187].
Parameters responsible for the device behavior in quasi-saturation
are Rci, γ, Vo, Hrcf , Qco, which detailed explanation can be found in
[188]. The Qco is a zero-bias collector charge affecting high-frequency
modeling and will be treated in the next section. The first four pa-
rameters are optimized by fitting the output characteristics in quasi-
saturation and saturation region. The optimization result is shown in
Fig.5.10. The extracted parameter values are presented in Table 5.6.
The Rci is resistance of the intrinsic collector. Increasing the Rci from
18 to 30Ω in the optimization would have yielded almost perfect fit in
the quasi-saturation part of the characteristic. This resistance is how-
ever almost double of what was expected from the layer properties of
the device structure. This deviation of the Rci from the physics based
expectations will also be discussed in the next subsection in connection
with transit-time modeling.
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Figure 5.10: Measured (.) and modeled (-) output characteristics.
Left: constant Vbe. Right: Constant Ibe.
Parameter Rci γ Vo Hrcf
Value 18 1.3e-13 0.68 5.4
Table 5.6: Parameters optimized to fit the Ic-Vce curves in quasi-
saturation region.
AC-Parameters and Model Verification
Cut-off frequency ft was extrapolated from the measured small-signal
parameters de-embedded for the pads and interconnects as
ft = h21 × 10GHz (5.42)
where h21 is small-signal current gain with shorted output, extracted
at 10GHz, where the slope of h21 was -20dB/dec. According to refer-
ence [189] expression for the total transit-time of an HBT is
1
2pift
' Tf + Vt
Ic
(Cbc + Cbcx + Cbe) + (Rcx +Re) (Cbc + Cbcx) (5.43)
The extracted transit time, 1/(2pift), is plotted vs. inverse collec-
tor current (1/Ic) in Fig.5.11 (left plot). At lower currents 1/(2pift)
increases linearly with 1/Ic, as expected from the eq.(5.43). At in-
finite Ic, extrapolated transit time equals the sum of Tf , accounting
for electron’s transit time through the base and B-C depletion region,
and the charging term accounting for parasitic series resistances, as
indicated. Tf parameter is extracted from this extrapolated value.
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Figure 5.11: Left: Transit time extrapolated at 10GHz vs. inverse
collector current. Right: Measured and modeled cut-off frequency ft
The total transit time in the VBIC model is bias dependent through
parametersXtf , Itf , Vtf and Qtf . These parameters were optimized to
fit the ft-Ic plots in the high-current end. Results of the optimization
are shown in Fig.5.11 (right plot). The quasi-saturation parameter
Qco was included in the optimization of the 0.5V -curve, since at higher
currents and 0.5V the device approaches quasi-saturation region.
As in the case of the DC output characteristics, it was not pos-
sible to accurately capture ft in quasi-saturation using Rci = 18 Ω.
By increasing the Rci to 30 Ω, remarkably better fit was possible.
Non-physical behavior of VBIC in quasi-saturation has also been rec-
ognized by de Graaff [190]. The discrepancy between the measured
and modeled DC output characteristics and ft in quasi-saturation re-
gion will possibly lead to a slight overestimation of the output power
and efficiency performance of the HBT.
Parameter Rbi controlling the intrinsic base resistance was opti-
mized to fit the measured S11 and S21 parameters over a range of
collector currents. The extracted AC-parameters are summarized in
Table 5.7. Comparison between measured and modeled S-parameters
is presented in the Fig.5.12. Good agreement was achieved up to 50
GHz, and beyond maximum-ft current of 8mA.
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Parameter Value Parameter Value Parameter Value
Tf 5.9e-12 Vtf 0.35 Rbi 145
Xtf 30 Qtf 1e-9
Itf 0.8 Qco 6e-15
Table 5.7: Extracted VBIC AC-parameters.
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Figure 5.12: S-parameters for the 4×(0.21×0.84µm2) SiGe HBT, mea-
sured (o) and simulated using VBIC (-) in frequency range 0-50 GHz
at two bias conditions.
Apart from the slight discrepancy in the quasi-saturation, good
consistency between measured and modeled data was achieved in 0-
50GHz range. Not shown are the simulated Gummel-plots as well the
DC-plots of the parasitic substrate transistor, which agreed with the
measured DC-data as well. In following section the VBIC model will
be used to estimate the power and gain performance of the SiGe HBT
at 73.5 GHz.
5.2 SiGe HBT and InP HBT Performance at
E-band
The rest of this chapter will explore the possibilities of the SiGe HBT
and InP HBT to act as E-band power amplifiers. The equivalent cir-
cuit parameters will provide a valuable link between the device physics
5.2. SiGe HBT and InP HBT Performance at E-band 81
and performance. Limitations arising from the two technologies will
be discussed. Preliminary considerations for the design of InP HBT
power amplifier will also be presented.
5.2.1 Device Parameters
The 1.5×10µm2 InP HBT exhibits peak in the maximum oscillation
frequency fmax when biased at IC=24mA, VCE=1.6V . The peak fmax
for the 4×0.21×0.84µm2 SiGe HBT occurs at around three times lower
current and same voltage. Output power for a class-A biased device is
ideally given by 0.5ICEVCE . Therefore, three parallel-connected SiGe
HBTs, biased at peak fmax, would ideally be capable to produce same
power as the single InP HBT. The resulting SiGe HBT configuration
could in principle be realized as a single 12-finger transistor or as two
combined 6-finger units. Important parameters for the two devices are
compared in the Table 5.8. The parameters for the SiGe HBT are cal-
culated by simple 3× scaling of the extracted VBIC model, neglecting
the possible unwanted effects like combining losses and mutual heating
between the adjacent transistors.
The superior thermal conductivity od Si as compared to InP sub-
strate counts towards the relatively low thermal resistance Rth of the
total SiGe HBT device as indicated in the table. Hence the SiGe
device will develop lower junction temperature than InP HBT, when
similar bias is applied to the devices.
It can be concluded from the Table 5.8 that InP HBT exhibits peak
in fmax at about 7.5 times lower current density Jbias as compared to
SiGe device. Larger zero-bias depletion capacitances Cje and Cjc of
the InP HBT device offsets the advantage of lower transit time TF ,
since the two devices operate at almost same Ibias (recall the equation
3.5). As a result, the two devices exhibit comparable ft.
5.2.2 HBTs in Power-Amplifiers
Simulated load trajectories of the two common-emitter connected de-
vices biased at 1.6 V and driven in 1dB gain compression are depicted
in the Fig.5.13 (left and middle plot, respectively). The trajectories
are overlayed on the constant-Vbe output characteristics. Investigated
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SiGe InP Unit Remarks
HBT HBT
AE 2.1 15 µm2 Emitter area
Ibias 24 23 mA
Jbias 11.4 1.53 mA/µm2
ft 170 200 GHz
fmax 170 200 GHz
Rth 733 1250 K/W
Cje 30.4 42 fF
Cjc 14.7 32 fF intrinsic + extrinsic
Cbeo 6 0 fF
Cbco 25 0 fF
Rci 6 6 Ω
Rcx 0.9 9.4 Ω
Voff <0.03 0.18 V C-E offset voltage
BVCEO 1.9 >7 V
TF 0.59 0.4 ps transit time through base
and B-C depletion region
Table 5.8: Parameters of the 3× scaled (4×0.21×0.84µm2) SiGe HBT
and (1.5×10µm2) InP HBT when biased for peak fmax occurring at
VCE=1.6V . Unless stated otherwise, the parameter names have their
usual meaning as defined in the VBIC model.
operating points and PA performance are summarized in Table 5.9.
Optimum load impedances ZOPT for maximum power output were
selected based on load-pull simulations.
The SiGe HBT was biased at peak-fmax bias point (1.6V /24mA)
which incidentally also is a near class-A bias point for that device.
When the bias voltage was increased to 1.9V , the output referred
1dB-compression power P1dB increased from 8.9 to 10.1 dBm, 3dB-
compression power P3dB increased to 13.3dBm. This also pushed the
load cycle further beyond the break-down voltage BVCEO of 1.9 V .
It has been demonstrated however that the SiGe devices can tolerate
such operating conditions if the bias circuit presents a low enough
resistance to the transistor’s base [85, 191].
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Figure 5.13: Load cycles simulated using Harmonic Balance in ADS
at 73.5 GHz. Left: 3× (4×0.21×0.84µm2) SiGe HBT. Middle and
right: 1.5×10µm2 InP HBT at two different operating points.
If biased for maximum fmax, the InP HBT would operate near
saturation which would cause premature gain compression. Class-A
bias is therefore provided by reducing the current from 23 to 19mA for
that transistor as indicated in the Fig.5.13 (middle plot). As a result,
the small-signal transducer gain Gt dropped from 6.75 to 6.3 dB. High
collector resistance Rcx and C-E offset voltage Voff of the InP HBT
presented in the Table 5.8 impedes the load trajectory to enter the
low-voltage part of the output characteristics. When biased at 1.6V ,
the InP HBT generated 2.5dB lower P1dB than the SiGe HBT, as can
be concluded from data in the Table 5.9.
InP HBT exhibited larger voltage swing when VCE was increased to
2.4V as depicted in the Fig.5.13 (right plot). This resulted in superior
P1dB and power-added efficiency of that device. This bias point is still
deep inside the safe operating area (SOA), and far below the BVCEO
of 7V . The indicated break-down points provided by ATL have been
obtained by imposing a constant base current [192].
In a bipolar device positive feedback exists between the current
and the junction temperature [193]. This self-heating effect causes the
slopes of the constant Vbe curves in the Fig.5.13 to increase with the
collector current and the collector voltage, that is, with the dissipated
DC-power. The most severe effect of that mechanism is a thermal-
runaway which can destroy the device. The DC characteristics in the
Fig.5.13 (middle plot) indicate that safe operation of InP HBT would
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SiGe HBT InP HBT Unit
ICE/VCE 1.6V /24mA 1.6V /19mA 2.4V /20mA
Gt 5.9 6.3 6.3 dB
Zin 7.7-j6.1 15-j2 15-j1 Ω
ZOPT 19+j22 41+j21 49+j30 Ω
P1dB 8.9 6.4 11.4 dBm
P3dB 12 9.4 13.4 dBm
PAE1dB 13 9.6 18 %
PAE3dB 18 14 23 %
Tmax 56 64 86 ◦C
Table 5.9: Summary of performance for the three amplifiers from the
Fig.5.13.
not be possible by imposing constant Vbe at 2.4V/20mA. Imposing a
constant base current, however, would make the slope of the collector
current almost independent on the dissipated power. This can be seen
in the Ic-Vce characteristics shown before in the Fig.3.11. Very large
resistor in series with the base supply voltage would have the same
effect. According to the simulations, a 320-Ω resistor would be suffi-
ciently high. Such bias topology has been chosen for the 2.4V biasing.
The resulting output characteristics are indicated in the Fig.5.13 (right
plot). Base supply voltage was swept from 0.78 to 1.02V to obtain the
shown curves. Operating point 2.4V/20mA was selected for the power
amplifier development, described later in chapter 6. Eight devices can
deliver total P1dB of 20.4dBm.
Device temperature under large signal excitation is calculated as
T = Tamb +Rth (Pdc + Pin − Pout) (5.44)
where Tamb is the ambient temperature of 27◦C, Pdc is the consumed
DC-power, Pin is the generator power delivered to the device at the
fundamental frequency, and Pout is a sum of powers delivered by the
amplifier at fundamental and harmonic frequencies. Maximum tem-
peratures Tmax presented in the Table 5.9 were developed with no
drive signal applied to the HBTs. Temperature dropped with increas-
ing drive power. Above 2-3 dB compression level, it rose again, since
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the gain (Pout-Pin) dropped rapidly. The SiGe HBT amplifier exhib-
ited lowest temperature due to the lowest Rth. The 2.4V InP HBT
developed highest temperature due to the relatively large Rth and
Pdc. The temperature increase due to the thermal coupling between
the three 4-finger SiGe transistors was neglected.
As argued before, high collector resistance Rcx is an important
disadvantage of the InP HBT under investigation. To show this, the
Rcx was reduced from 9.4Ω to a value of 0.9Ω present in the SiGe
HBT. Without re-optimization of the ZOPT , P1dB delivered by the
InP HBT (2.4V bias) increased by 1.4dB.
Another obvious difference between the SiGe HBT and InP HBT
amplifier data listed in the Table 5.9 is their input impedance Zin
and load impedance ZOPT . The impedances are much lower for the
SiGe device. This would have negative impact on the bandwidth
and combining losses in amplifier stages combining many devices.
Large oxide capacitance Cbco = 25fF (see Table 5.8) existing be-
tween the base and collector of the SiGe HBT significantly lowers
the impedance levels of the SiGe device. With Cbco set to zero, as
in the InP HBT, the SiGe amplifier would show substantially higher
impedances, ZOPT=39.5 + j26 and Zin=16− j8.
The quality factorsQ (ratios between the imaginary and real parts)
of the two impedances ZOPT and Zin also remarkably dropped when
the Cbco was removed. A high Q of an impedance to be matched limits
the achievable bandwidth as mentioned in section 4.3. It is worth to
note that the gate-drain capacitance had similar effect regarding the
load Q of the GaN HEMT amplifier, discussed in the section 4.3.
5.3 Discussion
This chapter explored applicability of two modern millimeter-wave
HBTs for signal power generation in the middle of the E-band fre-
quency range 71-76 GHz. For this purpose a large-signal VBIC model
was utilized to characterize the 4-finger SiGe HBT from IHP foundry.
A simple technique has been suggested to account for distributed
nature of transistor test structure. The method can be easily used
to improve the accuracy of the conventional open-short de-embedding
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techniques. A procedure for identifying and correcting a de-embedding
error resulting from probe positioning inaccuracy was also suggested
and applied in direct parameter extraction of the small-signal equiva-
lent circuit elements. The subsequent extraction of the VBIC model
parameters resulted in good agreement with the DC measurements
and the small-signal measurements under various bias conditions, and
slight discrepancy in quasi-saturation.
For operation at peak fmax, the SiGe HBT must draw around
7.5 times higher current per unit emitter area compared to the InP
device. Three parallel connected 4-finger SiGe HBTs (or a single 12-
finger device) draw same current as the single-finger InP HBT. If the
temperature rise due to the thermal coupling within the three SiGe
transistors was disregarded, the SiGe HBT would have developed lower
temperature compared to the InP HBT, despite of much higher current
density. This is primarily due to the excellent thermal management
and to some extent due to relatively low bias voltage of the silicon
device. Hence, the main advantage of the SiGe HBT is the good heat
dissipation that enables high current density, while InP HBTs benefit
from high breakdown voltage.
The SiGe transistor also showed much lower input and load impe-
dances than the InP transistor. This is in part a consequence of high
B-C oxide capacitance of the SiGe device. High breakdown voltage
of the InP HBT opens the possibility to obtain higher power and
efficiency and to further enhance the load impedance, compared to
the 12-finger SiGe transistor. This advantage, concerning the power
and efficiency, is severely diminished by high resistance appearing in
the collector of the InP transistor.
Eight InP HBTs having total emitter area 8×(1.5×10µm2) are
capable of generating more than 100 mW E-band power under 1dB
compression, while drawing 160 mA from a 2.4V supply.
Chapter 6
InP HBT E-band Power
Amplifier Design
This chapter concentrates on design of indium-phosphide HBT based
power amplifier MMIC for potential application in E-band communi-
cation systems operating in the frequency range 71-76 GHz. Introduc-
tory considerations concerning the capabilities of a single 10×1.5 µm2
HBT connected in common-emitter (CE) configuration, have been out-
lined in section 5.2. Here the maximum power gain and the stability
factor of the CE stage will be compared to those of the common-base
(CB) and the cascode stages. The CE configuration was selected for
the power amplifier design as the only solution exhibiting uncondi-
tional in-band stability.
Multi-finger devices are normally used for high-frequency InP HBT
power amplifier designs. Such unit-transistor cells were not available
in the used process. The four-transistor power cell containing four
combined single-finger 10×1.5 µm2 HBTs was therefore developed.
Equal combining characteristics and equal loading of each HBT are
important prerequisites for optimal utilization of a power cell [194].
Like all the other networks of the amplifier chip, the power cell pas-
sive structure was simulated using ADS electromagnetic simulation
program, Momentum. Circuit simulations of the power cell with em-
bedded HBTs will reveal uniform combining characteristics and HBT
loading.
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The common-emitter connected HBTs designed for mm-wave ap-
plications have tendency to oscillate at lower frequencies where their
power gain is higher. The parasitic oscillations can cause distortion by
modulating the desired signals. Great care was put on the stabiliza-
tion of the amplifier. This chapter will describe simulation methods
applied for detection of even-mode oscillations as well as their elimi-
nation by use of resistors in the bias circuitry. A suggested simulation
method applied to predict and eliminate odd-mode oscillations in the
PA chip will be presented as well.
This chapter will furthermore describe the operation and perfor-
mance of the developed power MMIC. Input/output return loss and
gain of the amplifier chip were measured under small-signal drive. The
experimental setup will be outlined and the measured data will be pre-
sented along with the simulated ones. The simulated power and power
added efficiency will represent record performance levels for an InP
HBT power amplifier operating above 50GHz. This InP HBT power
amplifier is a first two-stage solution demonstrated in that technology
in the 50-140GHz range.
6.1 Transistor Configuration
Millimeter wave HBT power amplifiers are mostly implemented in
common-base (or grounded-base) [70, 73, 195] and cascode transistor
configurations [83,96,195]. These configurations are suitable for mm-
wave power amplifiers, because they provide higher gain as compared
to common-emitter and common-collector HBTs. Single-stage InP
HBT amplifiers have demonstrated 3.5 dB gain at 255 GHz in CE
topology [196] and 7 dB gain at 176 GHz in CB topology [70]. Un-
like the common-emitter amplifiers, the CB amplifiers are operated
in a potentially unstable frequency region. Circuit stability requires
therefore special attention in the CB designs. In the potentially un-
stable frequency range, maximum stable gain (MSG) is a figure of
merit of an HBT. The common base MSG can be significantly lowered
by the effect of layout parasitics including base access inductance and
collector-emitter external capacitances [70, 73, 197]. If not accurately
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modeled, these parasitics can also introduce uncertainty in the stabil-
ity analysis of the CB amplifiers [70, 73]. This problem is, however,
not so severe in CE amplifiers. Inductance in series with the emitter
can actually deteriorate the gain of the CE connected device. This
problem is however naturally solved by direct connection of the emit-
ter to the coplanar ground planes. Connection of the emitter to the
large metal planes will also improve removing the heat generated in
the HBT, as it will be discussed in the next section.
A cascode is a two-transistor configuration composed of a common-
emitter stage followed by a common-base stage. It requires less chip
area per unit gain, as compared to CB and CE topologies. A cas-
code is, moreover, considered to have better thermal stability as com-
pared to the single-transistor topologies [96,198]. Cascode gain can be
severely reduced by a parasitic inductance of the decoupling capacitor
in the base of the CB stage [96]. As in the case of CB amplifiers,
the stability of the cascode cell is one of the essential design issues.
Resistive terminations at the input/output of the mm-wave HBTs are
commonly required to avoid the parasitic oscillations [83, 96,199].
Basic gain and stability properties of the used InP HBT connected
in CE, CB and cascode configurations were investigated using ADS
simulator and the HBT model presented in the section 3.4.1. The
three simulated configurations including biasing details are shown in
the Fig.6.1. With the aim of comparison the HBTs were biased at same
operating conditions, 20 mA collector current and 2.4 V collector-
emitter voltage. The resistor Rstab serves to stabilize CB and Cascode
stages. In following, performance of the three HBT configurations will
be compared before and after insertion of Rstab.
An unconditionally stable amplifier stage has a Rollet’s stability
factor K larger than unity, and a positive stability measure [172]. If
Rstab was not inserted in CB and Cascode, only the CE stage be-
haved unconditionally stable, with K'2, in the frequency band of
interest 71-76 GHz, as shown in Fig.6.2. The CB HBT appears to
be potentially unstable in practically whole frequency range up to 150
GHz. The gain and stability factor calculated in ADS at the center
frequency 73.5 GHz are collected in the Table 6.1. The stability mea-
sure (not shown) was positive for all amplifiers after Rstab was inserted
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Figure 6.1: Simulation setups for the investigated transistor configu-
rations including biasing and stabilizing details.
in CB and Cascode. Since the CE stage was unconditionally stable,
its power gain is given as a maximum available gain (MAG) [172]. It
can be concluded from the table that the common-emitter MAG is
substantially lower as compared to MSG of the CB and the cascode
connected HBTs, before Rstab was inserted.
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Figure 6.2: Simulated K-factor for the investigated transistor config-
urations from the Fig.6.1, without Rstab inserted.
To obtain the same level of stability (K=2 at 73.5 GHz) the re-
sistors were inserted at the input of the CB and the cascode HBT as
shown in the Fig.6.1. As a result, power gain of the CB stage reduced
to 4.1 dB, which is more than 2 dB below the gain of the CE stage.
The power gain of the cascode amplifier also reduced substantially, to
15.9 dB. However, the cascode gain remained superior.
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CE CB Cascode
MAG (MSG),without Rstab 6.3 dB (9.5 dB) (21.5 dB)
K @ 73.5 GHz 2 0.3 0.4
Rstab % 180 22
MAG, with Rstab % 4.1 dB 15.9 dB
Table 6.1: Stabilizing resistance and simulated data at 73.5 GHz for
the three configurations from the Fig.6.1.
In this work, the two-stage high-power amplifier was implemented
in the CE topology. The achievable gain of the HBT was thereby
sacrificed to ensure in-band stability, and to avoid complications in
the layout arising from a need for resistive loading of the HBTs in the
CB and the cascode solutions.
6.2 Power Cell
As mentioned in the section 5.2, eight parallel-connected 10×1.5 µm2
HBTs generate around 20.4 dBm output power at 1dB compression
point. Large millimeter-wave HBTs typically have multiple emitter
fingers connected in parallel. In the used process there was no dedi-
cated multi-finger power cell. A power cell consisting of four one-finger
transistors, shown in the Fig.6.3, was therefore developed as a building
block for the design of the amplifier stages. Two of such cells provided
the wanted output periphery of 120 µm2.
6.2.1 Thermal Considerations
A single-finger device dissipating power is subject to self-heating aris-
ing from the finite thermal conductivity of the substrate. In multi-
finger HBTs, a thermal coupling between the individual fingers re-
sults in elevated finger temperature, relative to the temperature of the
single-finger case [200]. This limits the lifetime and power performance
of the device. The power cell, depicted in the Fig.6.3, was designed
to maintain low temperature in the four transistors. To obtain low
thermal coupling through the substrate, the individual fingers were
separated by 40µm [201]. Large metal planes surrounding the devices
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Figure 6.3: Layout of the power cell containing four 10×1.5 µm2 HBTs.
act as heat spreaders. The heat spreaders decrease the device tem-
perature by transporting the heat from the emitter posts to the cool
regions of the substrate. This technique can significantly improve the
self-heating characteristics of the device [201, 202]. Central devices of
a multi-finger cell can be expected to be mostly affected by the ther-
mal coupling [200]. The two central ground planes help removing the
temperature from the two central devices.
6.2.2 High-frequency Behavior of the Power Cell
Behavior of the passive structures of the power cell was analyzed using
Momentum electromagnetic simulator. The calculated 14-port matrix
was then imported in Agilent ADS for circuit simulations. To facil-
itate the construction of the power amplifier matching circuits, the
power cells are pre-matched at the input by use of ∼0.3pF MIM ca-
pacitors, as indicated in the Fig.6.3. The four emitters are connected
to the top metal plate by vias, located on both sides of the transis-
tors. This eliminates undesired inductance in series with the emitters,
therefore preventing gain degradation. The two central ground-planes,
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connected by the air-bridges to the outer ground planes provide addi-
tional grounding for the two innermost transistors. This prevents that
the top metal acts as a common lead for all the emitters.
In a well behaved power cell all transistors should operate equally.
This implies equal combining characteristics and equal load impedance
for each transistor [194]. The combining characteristics of the power
cell were first verified in ADS simulator by comparing S-parameters of
two different arrangements. In the first arrangement, only two outer
transistors were connected in the passive power cell multi-port. In
the second arrangement, only two inner transistors were connected.
The results of the two simulations are plotted in the Fig.6.4. The cell
behaves practically the same regardless of the transistor group used,
and well beyond the E-band frequency range 71-76 GHz.
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Figure 6.4: Comparison of the simulated S-parameters for the two
arrangements in which only the two outer HBTs (-o-) and only the
two inner HBTs (-) were connected to the power cell passive structure.
Another simulation was performed to verify the load impedance
presented to the transistors. Here all four transistors were embedded
in the cell multi-port. The cell was terminated by (8.5+j8) Ω, aiming
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to provide the optimum load impedance (49+j30) Ω to each transis-
tor, which will enable the transistors to deliver a high output power,
as mentioned in the section 5.2. At the input, the cell was driven by
a voltage generator having impedance (10.9+j0.7) Ω providing mini-
mum input reflection. The impedance seen by the outer and the inner
transistor outputs became, (47.5+j29.5) Ω and (51+j31) Ω, respec-
tively, which is very near the optimum impedance. In fact, the two
obtained load impedances lie inside a 0.05dB load-pull contour simu-
lated and plotted on Smith-chart.
In reference [194], uniformity of an X-band FET power cell has
been improved by employing asymmetric combiner layouts. The asym-
metry has been introduced in form of slits and by adjusting the line
widths [194]. In this work no such adjustments were necessary. The
results presented in this section suggest an equal transistor operation
in the developed power cell.
6.3 Amplifier Circuit
As depicted in the Fig.6.5 the amplifier is based on a driver stage
and a high-power stage. Each stage was constructed using the two
pre-matched 4-transistor power cells. The input of the driver stage
was matched using small-signal impedance levels for minimum small-
signal reflection. On contrary, the output of that stage was matched
for high power output, to avoid premature power-gain compression in
that stage.
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Figure 6.5: Block-diagram of the developed power amplifier.
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When selecting the driver stage periphery, engineering trade-off ex-
ists between the power added efficiency and the driver’s output power
capability, as discussed in section 4.4 dedicated to the GaN HEMT
amplifier design. In this amplifier, the ratio between the two periph-
eries, 1/1, is much higher as compared to the periphery ratio of the
GaN HEMT amplifier, which is 1/2.7. Such large driver periphery is
required because of the relatively low gain of the mm-wave HBT, which
is 6.3 dB at 73.5 GHz. The periphery ratio of 1/1 provides a driver
circuit saturating at high power levels, improving linear operation as
required in communication systems. According to the ADS simula-
tions of the amplifier circuit, the driver-stage HBTs are backed-off by
3.6 dB, when the power stage is in 1dB compression.
An apparent advantage of having two separate power cells in the
driver stage is the combiner-less interstage matching circuit. Absence
of an additional combiner reduces losses between the two stages, thus
relaxing the demand for high-power capability of the driver stage. As
illustrated in the Fig.6.6, the signal is split at the input of the driver
stage instead, where the power dissipation is of no importance for the
driver stage linearity.
The coplanar waveguides in the impedance matching circuits are
illustrated using the thick lines in the circuit diagram in Fig.6.6. Com-
plete schematic and component values can be found in Appendix B.
Like the HBT power cells, all the networks were electromagnetically
simulated using Momentum software.
Series coupling capacitors Cs1, Cs2 and Cs3 isolates the DC-bias
of the two stages from each other as well as from the external 50Ω
equipment. At the same time, the three MIM capacitors serve for
impedance transformation in the matching networks. On the other
hand, quarter-wavelength stubs, shorted at one end, act as nearly
open circuits. Numerous air-bridges (not shown in the schematic),
connecting the ground planes along all the CPW lines, and across the
junctions and bends, were used to suppress slot-line mode excitation
[203]. The parasitic effects of the air-bridges have significant influence
on the impedance transformation in the matching networks.
The "Bias and stabilizing" boxes in the circuit diagram of the
Fig.6.6 contain passive networks for AC/DC decoupling and even-
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Figure 6.6: Conceptual diagram of the InP HBT power amplifier chip.
mode stability improvement. The resistor Rodd dampens the potential
odd-mode oscillations. The circuit stability will be discussed in the
next section.
As mentioned in section 5.2, the 320Ω resistor placed in series with
the base supply voltage prevents thermal runaway of the single HBT.
The four-transistor cell requires four times smaller resistor, 80Ω, to
obtain the same DC-characteristics. The 80Ω stabilizing resistor Rb
is inserted in the supply path of each power cell as illustrated in the
Fig.6.7 (left plot).
6.4 Stability Analysis
6.4.1 Even-Mode Stability
Schematic of the "Bias & stabilizing" networks inserted in the base
bias lines of the two stages is illustrated in the Fig.6.7 (left plot).
It will be shown in this section that the 80Ω resistor Rb, used for
base biasing, also improves even-mode stability by preventing potential
low-frequency oscillations in the bias circuitry of the amplifier chip.
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The LB-CBa low-pass network prevents RF signal power dissipation
in the resistor, and at the same time it allows undesired low-frequency
oscillations to be damped by the resistor.
The collector biasing circuitry shown in the Fig.6.7 (right plot)
also contains a stabilizing resistor. Here, however, this resistor was
not placed in series with the supply lines, in order to avoid DC-power
dissipation as well as modulation of the collector bias voltage by the
signal envelope. The capacitor CCa of about 1.2 pF terminates the
quarter-wavelength stub by low reactance. In the lower GHz range,
however, the current is also allowed to flow through the order of mag-
nitude larger CCb, and as a result, the power can be dissipated in the
resistor. In following, the methods of amplifier stability analysis will
be explained.
to bases
(via matching network)
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Power supply Power supply
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C
Ca
C
Bb R
C
C
Cb
Figure 6.7: Circuitry for bias and low-frequency stabilizing of the am-
plifier stages. The entire amplifier circuit and component values can
be found in Appendix B.
It is well known that inappropriate terminations in bias circuitry
can cause low-frequency oscillations to occur [169]. Stability analysis
was firstly performed by applying the test ports to the bias terminals
of the amplifier, as suggested in reference [169]. The three bias lines
VBB1, VBB2 and VCC respectively, appear in the both half-parts of
the MMIC amplifier. For the stability analysis, the bias lines from
the upper half-part were connected to those in the lower half-part, as
shown in the Fig.6.8. Underlying assumption in this approach is that
the two amplifier branches operate in even mode. To simulate the
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stability of the power stage, the test ports were applied to the supply
terminals VBB2 and VCC as indicated. The driver stage was tested by
moving the Port 1 to VBB1.
50 ? 50 ?
Port 1 Port 2
V
CC
V
BB2
V
CC
V
BB1
V
BB2
V
BB1in out
Figure 6.8: Setup for K-factor simulations with test ports connected
to the bias lines.
In this analysis the driver stage showed unconditional stability,
however K-factor was only about 1.2 in the sub-GHz range. The
power stage turned out to be potentially unstable, with K-faktor
falling below unity in frequency range 1.3-6 GHz, as indicated in the
Fig.6.9.
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Figure 6.9: K-factor simulated in the setup from the Fig.6.8 before
(-) and after (-o-) inclusion of the stabilizing resistors.
Input and output stability circles obtained at 3 GHz are plot-
ted in the Fig.6.10. The regions inside the circles indicate ranges
of impedances that will cause oscillations, when applied to the corre-
sponding bias lines. Position of the stability circles on the Smith-chart
suggests that large bypass capacitors in series with parasitic induc-
tances, could give rise to the parasitic oscillations.
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Input stability circle
Output stability circle
Figure 6.10: Input and output stability circles simulated in the setup
from the Fig.6.8 at 3 GHz.
The potential instability could be eliminated by applying any of the
two resistors, indicated in the Fig.6.7, in the bias circuitry of the power
stage. The improvements in K-factor were, however, most prominent
when both resistors were included. The stabilizing circuits with same
topology were adopted also in the driver stage to further enhance its
minimum K-factor to 2.8. The K factor of the power stage improved
to above 2.5 in the entire frequency range 30MHz-100GHz, as shown
in the Fig.6.9.
Occurrence of the oscillations was further investigated by connect-
ing the test ports to the input and output of the power amplifier. The
amplifier chip appeared to be unconditionally stable with minimum
K-factor of 1.6 at 12 GHz. Outside the 6-18GHz band, the K-factor
was larger than 9.
Ensuring that the overall amplifier is resistant to the oscillations by
using the input and output as the ports is necessary but not sufficient
to guarantee the stability. In principle, the two amplifier stages can
still oscillate, because they act as active loads to each other. Therefore
a stability test was carried out to analyze the two stages separately.
The power amplifier was partitioned at the output of the driver stage
power cells. The two outputs of the driver stage cells were then con-
nected together to obtain a single output port of the driver stage.
Similarly, the two inputs to the interstage matching networks were
connected together to obtain a single input to the power stage. The
power stage turned out to be unconditionally stable in this test, while
the driver stage showed potential instability in frequency range 2.6-11
GHz. The stability of that stage was therefore carefully investigated
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using the mapping circles calculated at the power-stage input. The
mapping circles calculated in ADS represented contours of impedances
seen into the input of the power stage, when its output was terminated
by a range of impedances lying on unity-magnitude reflection circle.
Results of this simulation are illustrated in the Fig.6.11. It can be
concluded from the figure that there is no overlap between the out-
put driver-stage stability circles with the power-stage mapping circles.
Hence, the driver stage remains stable for any passive load applied to
the output of the amplifier chip. The same kind of test was performed
by using the bias lines as the output ports for the power stage. Nei-
ther in this case the two groups of circles overlapped. Using the same
approach, it was finally also ensured that the input stability circles of
the power stage do not overlap the mapping circles of the driver-stage
output.
Stability circles
(driver-stage output)
Mapping circles
(power-stage input)
2.5 GHz
16.5 GHz
16.5 GHz
2.5 GHz
Figure 6.11: Output stability circles of the driver stage and input map-
ping circles of the power stage to test the driver stage stability. The
simulation results are presented for the frequency range 2.5-16.5GHz
in a 2GHz step.
6.4.2 Odd-Mode Stability
Another stability test was performed such that the two amplifier branches
were excited in odd mode and oscillations were observed. Fig.6.12 il-
lustrates the simulation setup in which Transient Simulation tool in
ADS was used. The two voltage sources each generate a single pulse
with opposite polarity to excite the oscillations in the odd-mode.
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If the oscillations decrease with time and vanish, the circuit is re-
garded to be stable to this mode. The results of such a study are
presented in Fig.6.13, where the voltage time waveforms in the two
amplifier branches are shown as a function of time. It can be seen that
without the stabilizing resistors, an odd mode oscillation will poten-
tially develop and will lead to strong oscillations at about 11.7 GHz.
Introducing a 10Ω resistor Rodd eliminates the instability problem.
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Figure 6.12: Setup for time-domain simulations of the odd-mode os-
cillations.
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Figure 6.13: Time evolution of an odd-mode excitation to test the
stability of the amplifier.
It should be pointed out that only the driver stage was responsi-
ble for the odd-mode instability. The unstable operation was namely
obtained even if the power stage cells and output combiner were re-
moved from the simulation setup. The oscillation loop in the driver
stage is actually formed by the two power cells, the input power split-
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ter and the two stubs. This loop path is indicated by the dashed line
in the Fig.6.6). On contrary to that, the power stage behaved stable,
if the driver cells were removed. Input side of the power stage sees
the 209fF blocking capacitor Cs2 and the lossy bias network, which
damps the oscillations in that stage. As a result, the Rodd was only
effective in damping the oscillations if inserted in the circuit on the
left hand side of the Cs2, as it was shown in the Fig.6.6.
6.5 Amplifier Performance
Photograph of the circuit fabricated in the InP HBT coplanar process
from Alcatel-Thales III-V Lab is shown in the Fig.6.14. The circuit
was laid out symmetrically around horizontal center-axis to assure
equal operation of the two half-parts. The chip area measures 1.45×
1.25 mm2.
VBB1 VBB2 VCC
IN OUT
VBB1 VBB2 VCC
Figure 6.14: Photograph of the InP HBT two-stage power amplifier
MMIC.
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On-wafer S-parameters of the power amplifier were measured us-
ing an Anritsu ME7808B Broadband Vector Network Analyzer (VNA),
and 110GHz coaxial probes, as illustrated in the Fig.6.15. Ground-
signal-ground (GSG) Infinity Probe was used for contacting the ampli-
fier’s input pad, while the output was contacted with the Picoprobe.
DC-power was applied to the MMIC using power probes.
Network-
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V
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in out
V
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Figure 6.15: S-parameter measurement setup.
Measured small-signal gain and input/output return losses are
compared with the data predicted by ADS in the Fig.6.16. The data
were obtained at total collector current 320 mA and collector voltage
2.4 V . From the measured S21 magnitude it can be concluded that
the 3dB bandwidth is 60-95GHz, which is equivalent to 45% relative
bandwidth. The input matching network was optimized in simula-
tions to yield minimum reflection at the center frequency 73.5 GHz
as indicated in the Fig.6.16. The measured return losses are, however,
significantly shifted upwards in frequency compared to the simulated
ones. Maximum value of S21 magnitude therefore also occurs at higher
frequency than predicted. The simulated and measured S21 have peak
values of 10.4 dB at 68 GHz and 7.5 dB at 77 GHz respectively. The
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relatively low value of the measured peak value of S21 is partially
caused by the the fact that the S21 of the used HBT decreases by
about 1dB from 68 GHz to 77 GHz. The discrepancy between the
simulated and measured return losses and gain could moreover stem
from the inaccuracies in the Momentum simulations of the passive
structures and sensitivity to the process variations.
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Figure 6.16: Comparison between the simulated (-o-) and measured
(-) input/output return losses and gain magnitude.
The simulated output power versus input power is illustrated in
Fig.6.17 together with the power-added efficiency and gain character-
istics. The power amplifier MMIC achieved an output power in excess
of 20 dBm. The 1dB compression point power level is just below 20
dBm resulting in P1dB=19.6 dBm. It can be concluded from the fig-
ure that the power-added efficiency peaks at around 15% around the
saturation point and is higher than 10% at 1dB compression point.
Deviation between measured and simulated S22 in the Fig.6.16
indicate the possibility that the power-stage transistors might not be
optimally loaded. This will eventually cause degradations in output
power and PAE values predicted above. Owing to lack of equipment,
large-signal measurements of the power MMIC were not possible.
6.6 Discussion
A two-stage InP HBT high-power amplifier was developed based on
common-emitter topology. Potential instability in lower GHz range
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Figure 6.17: Simulated output power, PAE and transducer gain for
the power amplifier MMIC at 73.5 GHz.
appeared in the bias-line analysis. Insertion of resistive loadings in the
bias circuitry resulted in minimum K of 2.5 in the entire frequency
range, without compromising high-frequency gain. A method for sim-
ulation of the odd-mode oscillations between the combined transistors
has been presented and successfully applied to stabilize the driver stage
using a single resistor.
The developed four-transistor power cell provides nearly equal com-
bining characteristics and load impedance to all four transistors. The
amplifier exhibits a peak small-signal insertion gain of 7.5 dB at around
77 GHz. The gain falls by 3dB at 60GHz and 95GHz. The mea-
sured return-loss characteristics were remarkably upward-shifted in
frequency compared to the simulated ones, which also caused gain re-
duction. Whether these deviations arose from sensitivity to the process
parameters or inaccurate modeling will be investigated in the future.
Moreover, implementation of the CB or cascode configurations will be
reconsidered more deeply aiming at higher gain per amplifier stage.
The simulated output power in 1dB compression is 95 mW or
19.6 dBm, while the saturated power is in excess of 100 mW . The
achieved power added efficiency peaks at around 15% around satura-
tion point. The reported results demonstrate the possibilities to utilize
ATL InP HBT processes in the design of mm-wave power amplifiers.
The achieved power and PAE data represent record performance levels
from an InP HBT power MMIC operating above 50GHz.
Chapter 7
InP HBT mm-wave QVCO
design
Millimeter-wave systems such as E-band communication transceivers
require high-performance oscillators for high-frequency signal genera-
tion. Quadrature voltage controlled oscillators are useful for quadra-
ture (de)modulators, in direct-conversion transceivers and for image
reject mixers. The previous two chapters of this thesis demonstrated
applicability of ATL’s InP HBT technology for design of millimeter
wave PAs. Same technology was used to implement mm-wave quadra-
ture voltage controlled oscillator, described in this chapter.
High-frequency QVCOs are mainly realized as two identical oscil-
lators interconnected by coupling circuitry. The two oscillators can be
realized as ring oscillators [204], taking up less die area and having
wider tuning range as compared to LC-tank oscillators. However, su-
perior phase-noise performance of the LC-oscillators makes them more
attractive in many communication systems. The LC-oscillator concept
was adopted in this work.
One way to realize frequency tuning in a LC-QVCO is to imple-
ment varactors [46,205], as in the most single VCOs. Microwave [118]
and mm-wave [206, 207] VCOs can suffer from low quality factor of
the varactors and the associated parasitic capacitances that degrade
phase-noise performance and diminish tuning range. An alternative
solution for QVCO tuning is a variation of coupling factor between
106
107
the oscillators [45, 47]. Because high-quality varactors were not avail-
able in the used InP HBT process, variation of the coupling factor was
adopted. Interaction of this tuning mechanism with bias-dependent
capacitances of the HBTs will also be investigated.
Very high oscillation frequencies demanded by mm-wave systems
necessitates miniaturization of LC-resonators [46]. High-frequency os-
cillator performance becomes therefore highly dependent on layout
and transistor parasitics. In this chapter, parasitic effects of an inter-
connecting line inductance and of a base resistance will be analyzed
in a feedback model of a cross-coupled mm-wave LC-oscillator. The
analysis will also encompass a resonator, which is intentionally iso-
lated from the device using an additional capacitor. This technique is
commonly applied in cross-coupled mm-wave oscillators [117,119] and
also in lower microwave range [118].
A simple cross-coupled differential oscillator architecture has been
successfully implemented in a CMOS-based mm-wave VCO [206] as
well as in a QVCO [45]. However, a mm-wave QVCO based on this
architecture, further in this text referred to as ’simple’ architecture,
has not yet been demonstrated in any bipolar technology. A 28GHz
SiGe HBT QVCO [49] was based on a cross-coupled topology, which
includes an additional emitter-follower transistor pair in the feedback
path of each oscillator. A possible advantage of this ’buffered’ ap-
proach is a separation of the resonator from the transistor parasitics,
which could enhance the achievable oscillation frequency and improve
phase-noise. However, an additional loop-delay and noise introduced
by the emitter followers might have negative impact on the perfor-
mance. Moreover, capacitively loaded emitter followers might become
unstable [208], which could cause parasitic oscillations in a QVCO.
This chapter explores properties of the ’simple’ and the ’buffered’
oscillator architectures, based on the used InP HBT process. The two
single oscillators will firstly be treated using feedback theory. The
analysis and linear simulations will be performed based on their sim-
plified small-signal equivalent circuits. From these results, behavior of
QVCOs based on the two oscillator types will be inferred. Non-linear
device models will then be employed to verify the performance of the
two QVCOs in a nonlinear simulator. Potential instability risk due to
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the buffers in the feedback path will be investigated. The implemented
QVCO design based on the buffered topology will be presented, along
with the experimental results and the procedures applied to verify the
achieved tuning range and power performance.
7.1 Principle of Operation of a QVCO
Block diagram of the realized QVCO is shown in the Fig.7.1. Barkhausen
criterion imposes the phase-shift around an oscillator loop to be zero
or integer multiple of 360◦ at the oscillation frequency. To fulfill this
requirement, phase offset between the differential outputs of the two
identical oscillators has to be 90◦, and one of the outputs has to be
inverted, as indicated in the figure.
OSC1
IN+ OUT+
IN- OUT-
OSC2
IN+ OUT+
IN- OUT-
0o 90o
180o -90o90
o
-90o
Figure 7.1: Block diagram showing two identical oscillators coupled in
a QVCO loop.
QVCOs employing simple oscillator topology from the Fig.7.2 (left)
as the building block, has been subject of theoretical analysis by sev-
eral authors [209–212]. The simple QVCO has been described as a
chain of transconductors followed by parallel RLC-networks connected
in a loop. The cross-coupled pair of the core transistors Tcr, and
virtual ground existing between their emitters ensure differential op-
eration. The output transistors Tout serve to drive 50Ω equipment.
Coupling transistors Tcp provide coupling from another identical os-
cillator. Quadrature generation is established by connecting the IN±
and OUT± terminals of the two oscillators in a manner described
by the Fig.7.1. As a result, Tcr and Tcp transistors are excited by
base-emitter voltages which are 90◦ out of phase. Thus, the signal
currents, icr and icp, generated by the two respective transistors, are
in quadrature as well, as depicted in the Fig.7.2 (right). Magnitudes
of the two currents are proportional to the fundamental components
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of the respective large-signal transconductances Gm,cr and Gm,cp. To-
tal current itot injected into the resonator is equal to icp + icr. In
this simplified analysis it was assumed that the resonator can be rep-
resented by a parallel RLC-network (resistor is not shown), and no
current flows into the base of another transistor. This detail will be
included in the analysis in section 7.2.
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Figure 7.2: Left: Conceptual diagram of a simple cross-coupled oscil-
lator, as a building block of a QVCO. Right: A phasor representation
indicating signal currents in the devices.
A single oscillator operates at resonance frequency of the LC-tank,
where the phase of its impedance function is zero. Because itot is
phase-shifted as compared to the single oscillator case, the QVCO
has to operate away from the tank resonance to maintain zero-phase
shift around the loop. This frequency departure increases with the
transconductance ratio
m =
Gm,cp
Gm,cr
(7.1)
which has been defined as a coupling factor of a QVCO [209]. Fre-
quency tuning can be be accomplished through variation of DC-currents
Icr and Icp that control the two respective transconductances.
In an oscillator that do not oscillates at the resonance frequency
of the LC-tank, phase ∆ϕ of the tank impedance function at the os-
cillation frequency ω0 would not be zero. Near the resonance ∆ϕ is
small, and an effective resonator quality factor Qeff can be estimated
from the slope of the phase characteristic dϕ/dω at ω0 [213],
Qeff ' ω02
dϕ
dω
. (7.2)
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Because the phase slope is steepest at the resonance frequency,
Qeff decreases with increasing phase deviation ∆ϕ. For large values
of ∆ϕ, approximation to the Qeff is [214]
Qeff ' Q cos(∆ϕ). (7.3)
where Q is quality factor at the resonance frequency. Again it follows
that Qeff decreases as ∆ϕ departs from zero.
Leeson’s equation (3.2) showed that LC-oscillators benefit from
high Q with regards to the phase noise. Hence, the phase noise of
a single oscillator increases as the oscillation frequency departs from
the resonance frequency. The same is true for quadrature oscillators.
Phase-noise in the simple model of a QVCO, based on a parallel RLC-
tank, differs by factor [1 + m2]/2 from the single oscillators phase-
noise [209], where m is given in the eq.(7.1).
7.2 Small-Signal Approximation of the Simple
Oscillator
The simple cross-coupled oscillator topology from the Fig.7.2 have
been successfully exploited in a 43GHz CMOS QVCO, tuneable by a
bias-dependent coupling [45]. This section explores the performance
limiting factors of an HBT-based simple oscillator operating in a QVCO.
Open-loop equivalent circuit of the oscillator will be developed based
on small-signal equivalent representation of the used InP HBT and
the resonator circuit. The equivalent circuit will identify main limi-
tations of the transistor in the simple oscillator topology. After that,
open-loop transfer functions will be derived for three oscillator cir-
cuits, in order to explain the impact of the base resistance, inductance
of an interconnecting line and an additional coupling capacitor, which
can enhance the loop gain and the oscillation frequency. Finally, an
open-loop simulation will be performed on the equivalent circuit.
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7.2.1 Simplified Equivalent-Circuit Representation
A closed-loop equivalent circuit representation of the simple oscillator,
illustrated in the Fig.7.3 a), is based on small-signal elements of the
transistor and resonator circuit. Element values of the HBT, listed
in Table 7.1, were extracted from the large-signal model of the de-
vice presented in [139]. Parallel connection of the elements Lr, Cres
and Rr represents the inductor implemented in the QVCO, described
in sections 7.4 and 7.5. The inductor elements were extracted using
EM-simulation software Momentum. The Rr is omitted in the equiv-
alent circuit since the overall Q is strongly dominated by the losses
originating from the transistors, as will be explained shortly. The
collector-emitter fringing capacitance Cce is summed with Cr into a
single element Cr as shown in the Fig.7.3 a). Contributions of the
external region of the device to the total Cbc was 80%. To simplify
the model Cbc was therefore applied externally as indicated.
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Figure 7.3: Transformation of the simple cross-coupled oscillator from
the closed-loop a) to the open-loop representation b). Diagrams c)
and d) are equivalent representations of the diagram b).
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Value
Parameter Passives Ic = 1mA Ic = 3mA Ic = 5mA
Cbc[fF ] 5.5 4 3.5
Cbe[fF ] 39 61 79
Rb[Ω] 44 42 41
gm[mS] 30 92 152
Cce[fF ] 7.9
Lr[pH] 115
Rr[Ω] 849
Cres[fF ] 4.1
Table 7.1: Small-signal element values of the 3×1.5µm2 device biased
at Vce = 0.8V , and parasitics representing the resonator inductor at
50 GHz.
In the closed-loop model of the Fig.7.3 a), one half-part of the os-
cillator loop is represented by the extracted components, and another
identical half-part by the ideal transformer having transformation ratio
N = −1. This representation is valid because the voltage waveforms
across the two inductors in the Fig.7.2 are 180◦ out of phase.
The transformer output looks into the base terminals of the core
transistor Tcr, coupling transistor Tcp in another oscillator, and the
output buffer Tout. Since same bias is assumed for the three transistors,
their Cbe and Rb are same. Furthermore, the Cbe-Rb networks of Tcr
and Tcp appear to be in parallel, since their emitters are at virtual
grounds. Under assumption of unilateral Tcr and Tcp (neglecting their
Cbc), their Cbe and Rb were merged into single RC-network, Cbet =
2Cbe and Rbt = Rb/2, as shown in the Fig.7.3 a). This approach would
not make sense in an equivalent circuit of a QVCO. However, purpose
of this unilateral assumption is only to approximate the additional
loading of Tcp on the resonator in a single oscillator of a QVCO.
Input admittance of the output buffer driving 50-Ω load is
Yin,Tout = jωCbc +
(
50 +Rb +Rb +
1 + gm(50 +Rb)
jωCbe
)−1
(7.4)
= jωCbc + (102 + 1/(jω0.15Cbe))
−1 , (7.5)
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where emitter access resistance is Rb = 10Ω and values for Rb and
gm at 3mA from the Table 7.1 have been assumed. After insertion
of the Cbe and Cbc from the Table 7.1 into the eq.(7.5), it can be
shown that the impedance |1/Yin,Tout | is order of magnitude larger
than impedance of the Rbt-Cbet series network. Hence, relatively low
signal current flows into the base of Tout. Therefore, it is not likely that
Tout would significantly degrade the oscillation frequency. This was
also proven by harmonic balance simulations of this oscillator, namely,
oscillation frequency only increased by 4% after removing the Tout. It
is moreover easily seen that the quality factor of the second term of
the eq.(7.5), Q=1/(102× 0.15ωCbe) is relatively high as compared to
the Q of the dominating Rbt-Cbet network, Q=1/(42ωCbe). Hence,
oscillation frequency and total quality factor are dominated by the
Rbt-Cbet network.
At the oscillation frequency of 50 GHz, the inductor Q was 23.5,
which is around 19 times higher than Q of the Rbt-Cbet series network
at 3mA. Therefore, the inductor parasitic resistance is also omitted
in the equivalent circuit.
In the Fig.7.3 b) the oscillator elements are rearranged such that
the reference plane for opening the loop at the B-E junction becomes
apparent.
After opening the loop, a Miller theorem was applied on Cbc. This
component can be replaced by two equivalent capacitors of double size
on each side of the transformer since
YMill,in = jωCbe(1−N) = jω2Cbe (7.6)
YMill,out = jωCbe(1− 1/N) = jω2Cbe, (7.7)
where N = −1. The obtained circuit looks like in the Fig.7.3 c).
According to the theory from [215], the elements on the right side of
the transformer having N = ±1 can be moved to the left side without
changing their values. After 2Cbc, Rbt and Cbet were moved to the
left side of the transformer, the transformer was removed, and the
current source has reversed direction in order to preserve the sign of
the voltage transfer function. After these rearrangements the diagram
becomes that depicted in the Fig.7.3 d).
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When quadrupled by the Miller effect, Cbc grows into 20fF range
and becomes comparable to Cbe=61fF . Cbc would become even more
harmful if placed in the intrinsic transistor since it would be charged
through the Rb. In the present circuit it limits only the oscillation
frequency, but main performance degradation comes from the large
capacitance Cbe, as well as CbeRb time constant, which governs the
total Q of the oscillator. The quality factor of the Cbe − Rb network
is 1.25 at 50GHz.
Maximum oscillation frequency of a device, fmax =
√
ft/(8piCbcRb),
is often regarded as the key parameter for high performance oscillator
design. However, fmax can be high because Cbc is low - but Rb might
still be high. Low Cbc would increase fmax also through the expression
for the cut-off frequency given in the eq.3.6. Similarly, ft alone is not a
guarantee for a good phase-noise since it disregards Rb. Therefore, for
a high performance mm-wave QVCO of this type, both FOMs must
be high, and CbeRb time constant should be low.
7.2.2 Parasitic Effects and Modifications in a Resonator
Structure
Simplified equivalent model from the Fig.7.3 d) will be extended here
in order to explain influence of various parasitic elements and modifi-
cations that might occur in the simple type of oscillator. The extended
version of the equivalent diagram, shown in the Fig.7.4, includes now
also Rr, which is assumed to represent a resonator loss, and Xs which
will either represent a parasitic inductance of an interconnecting line
or a series capacitance, which serves to enhance the resonator Q. The
Rs series resistor represents the base resistance. To simplify the an-
alytical expressions, impact of the three elements will be analyzed
separately, through three cases.
Case 1: Xs = 0Assuming no series reactances, the open-loop trans-
fer function can be written as
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V
′
be
Vbe
=
gm
RsCp
(
1
Lr
− ω2Cr
)
︸ ︷︷ ︸
Gpeq
+sCp RsRr +
(
1
sLr
+ s(Cr + Cp) + 1Rr
) .
(7.8)
where s = jω. The eq.(7.8) suggests that the passive elements could
be represented by a parallel RLC-network at angular frequency ω. The
rightmost term in the denominator in the parenthesis is an admittance,
equivalent to the four shunt elements in the absence of the Rs. The
second term is an additional capacitive contribution arising from Rs.
First term is an additional equivalent conductance, Gpeq, accounting
for the losses introduced by Rs. Using the values from the Table 7.1,
it follows that Rs/Rr ' 0.05 << 1. Hence, the second term represents
a very small capacitance in comparison to the dominant (Cr + Cp),
meaning that Rs will not significantly slow down the oscillator. In the
discussed simple oscillator, main loss comes from the base resistance
Rs, and thus Gpeq >> 1/Rr. Under these assumptions, the quality
factor and the oscillation frequency can be estimated as
Q =
1
ω0LrGpeq
and ω0 =
(√
Lr(Cr + Cp)
)−1
. (7.9)
Substitution of Gpeq from eq.7.8, into eq.7.9 yields
Q =
Cp + Cr
RsC2pω0
=
1
ω30RsC
2
pLr
. (7.10)
Assume now a device with given Rs and Cp. From the first expres-
sion in eq.(7.10), it follows that increasing the tank capacitance Cr,
while keeping ω0 constant, would increase the Q. This is only possible
if the inductance is reduced. Same can be deduced from the second
expression - trying to increase Lr, while keeping ω0 and transistor pa-
rameters constant, would lead to reduction of Q. In other words, in a
bipolar oscillator, if the base series resistance strongly dominates the
overall Q, it is more beneficial to have large tank capacitance than a
large inductance.
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Another interesting detail in eq.(7.8) is that Gpeq decreases with
frequency. Due to that fact, peak in magnitude of the transfer function
will be shifted up in frequency, away from the point where the phase
crosses zero.
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Figure 7.4: Open-loop equivalent circuit of the simple oscillator ex-
tended for analysis of various parasitic effects.
Case 2: Xs = jωLs will now be inserted in the circuit of Fig.7.4
to analyze impact of an interconnecting inductance Ls on the simple
oscillator performance. Neglecting the small sCpRs/Rr term, as in
Case 1, the transfer function becomes
V
′
be
Vbe
' gm
Gpeq +
LsCp
Rr
+ sLsCp
(
1
Lr
− ω2Cr
)
+
(
1
sLr
+ s(Cr + Cp) + 1Rr
) .
(7.11)
Again, in the absence of the parasitic element Ls, the parallel RLC
term on the right side of the eq.(7.11) would determine the oscillation
frequency ω0. The third term represents an additional parallel sus-
ceptance coming from Ls. Possible new zeros in the phase response
could be calculated by solving a 4th-order equation. Most interesting
is however the shift of ω0 due to Ls. Since Cr < Cr + Cp, the third
term is positive near ω0, that is, the term represents an additional
positive shunt capacitance, thereby reducing ω0. Therefore, if a high
oscillation frequency is desirable in the simple topology, base-terminals
should be connected to the resonator circuit using shortest possible in-
terconnects. This principle can also be applied to the other types of
oscillators when connecting a large capacitance to the resonators.
The second term of eq.(7.11) accounts for the additional loss com-
ing from Ls. The first term is the loss contribution from the base
resistance, already described in eq.(7.8). It can be intuitively seen
that Ls does not strongly influence the Q, since both the conductive
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and the capacitive contributions from Ls (2nd and 3rd term, respec-
tively) are proportional to Ls.
Case 3: Xs = 1/(jωCs) . Transfer function of that version of the
oscillator circuit, written in form compatible with the previous two
cases, is
V
′
be
Vbe
' gm
Gpeq +
Cp
Cs
(
1
sLr
+ sCr + 1Rr
)
+
(
1
sLr
+ s(Cr + Cp) + 1Rr
) .
(7.12)
The small sCpRs/Rp term is again omitted for simplicity. As in the
two previous cases, the rightmost term of the equation represent the
admittance function in the absence of the series elements. The second
term acts as an additional parallel RLC-network, and is proportional
to 1/Cs. The oscillation frequency is determined by the total capaci-
tance across the Lr,
ω0s =
(√
Lr
(
Cr +
CsCp
Cs + Cp
))−1
. (7.13)
Small value of Cs offers several advantages with respect to high
oscillation frequency and Q. First, oscillation frequency goes up and
approaches ω0 = 1/
√
LrCr. Second, when the second and the third
term of the eq.(7.12) are added, it is seen that the total equivalent
inductance of the parallel circuit representation decreases, and total
equivalent capacitance increases. Third, as the oscillation frequency
ω0s approaches ω0, Gpeq vanishes, as shown in the eq.(7.8). These three
facts count towards higher total Q. Unfortunately, as Cs decreases,
the 1/Rr term in the second term of the eq.(7.12) grows as well and
becomes comparable to Gpeq. For a very small Cs, the magnitude of
the transfer function will be dominated by the Cp/(CsRr), which can
be seen as a magnified resonator conductance. A value of Cs at which
the two conductances, Gpeq and Cp/(CsRr), are equal, is given by
Cs =
Lr
(
Cr + Cp +
√
(Cr + Cp)
2 + 4RsRrCpCrLr
)
2RsRrCp
. (7.14)
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Below this value of the series capacitance, Cp/(CsRr) conductance
component will more and more rapidly degrade the magnitude of the
transfer function.
7.2.3 Simulated Open-Loop Response
Frequency tuning mechanism of a QVCO based on the simple oscilla-
tor topology can be inferred from a plotted open-loop voltage trans-
fer function of the single oscillator. For this simulation, a simplified
small-signal device model described in section 7.2 was extended by
incorporating the access resistances in series with emitter, Rb = 10Ω,
and collector, Rc = 11Ω. The open-loop diagram is formed by a single
device, and a resonator, similarly to the Fig.7.3 d). Resonator loss Rr
was included as well. Simulated transfer function assuming 3mA bias
current in the core devices is shown in the Fig.7.5.
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Figure 7.5: Open-loop response of the small-signal model of the simple
cross-coupled oscillator.
The oscillation frequency, f0 ' 50GHz, is where the phase re-
sponse crosses zero. Magnitude of the transfer function is ∼4, which
is sufficient for reliable oscillation startup. As expected from the sim-
plified analysis in section 7.2.2, peak in magnitude of the transfer
function is shifted up away from f0. It was also confirmed by the
simulations that the base resistance indeed had no impact on the os-
cillation frequency - it only flattened the phase response and degraded
the gain.
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Low-frequency phase response deviates strongly from what can be
expected from the simple version of the equivalent circuit from the
Fig.7.3. According to the eq.(7.8), the phase of that circuit converges
to 90◦ as the frequency approaches zero. This discrepancy was found
to be caused by the presence of Re. Gain reduction due to Re is
∼ 25%.
When coupled into QVCO loop, phase response of the transfer
function would be further flattened, and gain and frequency would
reduce due to additional loading by the coupling HBT. When Rb was
halved and Cbe doubled to account for this approximately as in the
simple model before, f0 reduced to 43GHz and gain became 2.2 only.
In order to tune the oscillation frequency of the QVCO, the cou-
pling factor can be varied by changing the bias current either in the
core devices Tcr or the coupling devices Tcp, as explained before. Since
Tcp is driven 90◦ in advance, it can be intuitively seen that the phase
characteristics in the Fig.7.5 would be shifted upwards when the os-
cillator is connected in a QVCO. Consequently, oscillation frequency
has to increase. Therefore, if both devices inject the current, f0 would
lie between the two extremes as indicated in the Fig.7.5.
Increase of frequency can be accomplished through the increase of
the bias current in Tcp, or decrease in Tcr, since both actions would
increase the coupling. However, there is an additional tuning mecha-
nism in this oscillator, namely, the Cbe increases with current, as can
be concluded from the Table 7.1. In simulation of the small-signal
model, it was observed that f0 decreased from 55 to 47 GHz when
the current in Tcr was increased from 1 to 5 mA. If Tcr is used for
tuning, it is easily seen that the two tuning mechanisms act in same
direction. This varactor-like effect of Tcr would first of all expand the
tuning range. But, even more important is the fact that the frequency
range where the phase is steepest, and phase noise lowest, would tend
to follow the oscillating frequency. On contrary, if current in Tcp is
increased in order to increase the coupling and f0, increase of its Cbe
would counteract that action. Therefore, tuning method by modu-
lation of core devices provides wider useful tuning range. This was
proven by harmonic balance simulations which will be described in
section 7.4.1.
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It was also attempted to insert a capacitance Cs in series with the
base terminal. Insertion of a 11fF capacitor, calculated using the
eq.(7.14), enhanced the oscillation frequency from 50 to 73 GHz, and
increased the gain from 4 to 6. For Cs < 9.5fF gain decreased very
rapidly. This confirmed the usefulness of the eq.(7.14). Implementa-
tion of Cs should be seriously considered when designing the simple
cross-coupled architecture in a bipolar process.
Another advantage of having Cs lies in the possibility to separate
base and collector bias. In fact, transistor base in the simple oscillator
in the Fig.7.2 is on same potential as collector. Applying a separate
base bias would make it possible to increase the voltage swing. Cs
would be especially beneficial in InP HBT based oscillators, due to
large voltage swing available, and since the bipolar devices normally
exhibits higher base resistance as compared to resistance of the metal
gate of the field effect transistors [211]. Designs employing Cs between
the transistor and the resonator circuit have been reported in various
oscillator topologies, frequency bands, and technologies [117–119].
7.3 Small-Signal Approximation of the Buffered
Oscillator
Another cross-coupled topology employs a pair of emitter-follower
buffers Tfb as depicted in the Fig.7.6. A 28GHz QVCO based on that
’buffered’ topology was demonstrated in SiGe HBT technology [49].
Variable tank capacitor was used for frequency tuning, with additional
possibility to modulate the capacitances of the core HBTs. This cir-
cuit architecture is implemented in this work, but the coupling factor
is used for frequency tuning. In the buffered topology the Tfb isolates
the resonator from the parasitic loading of the other three devices,
Tcr, Tout, and Tcp in another oscillator. This enhances the oscillation
frequency and improves phase noise. The additional phase-shift of the
two buffers can bring the oscillation frequency away from the tank
resonance. Aim of this section is to shed a light on these issues, and
to predict behavior of a QVCO based on this oscillator type.
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Figure 7.6: Conceptual schematic of the realized buffered oscillator
topology.
7.3.1 Analysis of the Small-Signal Equivalent Circuit
Presence of the pair of feedback buffers Tfb in this type of oscillator
significantly complicates loop analysis as well as the analysis of the
tuning mechanisms in a QVCO. Simplified open-loop diagram in the
Fig.7.7 (upper diagram) serves as the starting point for the discussion.
The diagram was obtained following the procedure applied in the sim-
ple oscillator in the Fig.7.3: one half-part of the circuit was replaced
by an ideal transformer, than the loop was opened at the base of the
core transistor. The accumulated loading effect of the core-transistors
Tcr and coupling transistors Tcp is described by Rbt and CL as before.
The subsequent analysis process can be subdivided into two essen-
tial steps. In the first step another approximation was made, namely,
Cbc of the core device was replaced by an equivalent capacitor Cbc,eq,
across the inductor, as illustrated in the Fig.7.7 (middle diagram). In
the second step, illustrated in the Fig.7.7 (lower diagram) Cbe1 of the
feedback buffer was replaced by the two equivalent admittances across
that device using Miller theorem. This enabled an additional break
in the loop, useful for understanding this oscillator. The open-loop
transfer function can than simply be viewed as a product of the two
inner voltage transfer functions. The first one, Vb1/Vbe, will describe
the resonator on the left side. Interesting information in this part is
the resonance frequency and loss which were already treated in the sec-
tion 7.2.2 for various types of resonators. Possibility to have a negative
conductance Gbmi will also reflect a risk of potential instability of the
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feedback buffer within the oscillator loop. This could eventually lead
to development of a parasitic oscillations or even prevent the oscillator
to start-up in the wanted regime. Transfer function of the right part,
V ′be/Vb1, will provide important information about departure of the os-
cillation frequency from the tank resonance, which is relevant for the
phase-noise and choice of appropriate frequency tuning mechanism in
a QVCO. The two steps will now be described in more details.
Step 1: In section 7.2 it has been shown that Cbc component can
be replaced by two equivalent capacitors on each side of the unity
gain transformer, by applying Millers theorem. Following the same
idea, attempts were made to simplify this circuit in a same manner in
order to separate the two voltage transfer functions - Cbc of 4fF was
replaced by two complex admittances, each connected between one Cbc
terminal and ground. The two complex admittances were tuned so to
fit the two transfer functions, Vb1/Vbe and V ′be/Vb1, of the two circuits
from the upper and the middle diagram in the Fig.7.7. What came out
of the optimization is a Cbc,eq = 7fF , which merged with Cr in the
middle plot, and an another 11fF capacitance at the output side (not
shown). The conductive parts of the two admittances were very high
(in a kΩ-range) and are omitted from the diagram for clarity. Using
this optimized capacitance of 7fF it was possible to fit each of the
two transfer functions with an accuracy of 5% in magnitude and 5◦
in phase up to 140GHz (around twice the resonance frequency) and
in a range of bias-currents, 2 − 4mA for each device. The results of
optimization indicate that:
• Cbc of the core device is again among the important contributors
to the total tank capacitance.
• Cbc’s output equivalent of 11fF , on contraty, does not have an
important role in the total phase shift, because the output of
the Tfb is already heavily loaded by two CE stages, as well as
an output buffer stage. Therefore, the 11fF capacitor will be
omitted from the subsequent analysis of the total phase shift, and
it is omitted in the Fig.7.7. According to the simulations, this
approximation will offset the phase by 5◦ at the tank resonance,
which will not severely hamper analysis undertaken in Step 2.
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Figure 7.7: Equivalent diagram of the buffered cross-coupled oscillator.
Up: Open-loop equivalent circuit. Middle: Approximative transfor-
mation of Cbc of the core device. Down: Miller transformation of B-E
capacitance of the feedback buffer. Note that Vbe1 = Vb1 − Ve1.
Step 2: By applying Miller theorem, as described by eq.(7.6-7.7),
Cbe1, base-emitter capacitance of the feedback-buffer was transformed
into input and output equivalent admittances, as illustrated by the
Fig.7.7 (lower diagram). Derivation of the following approximate ex-
pressions is presented in Appendix C. The expressions are valid in a
bias and frequency range 2− 5mA and 30− 70GHz for a 3× 1.5µm2
device. Voltage transfer function used for the Miller transformation is
given by
A =
Ve1
Vb1
' gm1 + sCbe1(
gm1 + 1RL
)
+ s
(
Cbe1 + CL1+(ωCLRL)2
) . (7.15)
124 Chapter 7. InP HBT mm-wave QVCO design
Applying A as the gain in the Miller transformation of Cbe1 to the
input side, yields
Ybmi = Gbmi + sCbmi (7.16)
' ω2Cbe1
Cbe1
RL
− gm1 CL1+(ωCLRL)2
1 + gm1RL
+ sCbe1
1
1 + gm1RL
. (7.17)
The two calculated elements Gbmi and Cbmi are connected as shown
in the Fig.7.7 (lower diagram). The conductive element becomes neg-
ative, and Tfb becomes potentially unstable if the following relation is
satisfied:
gm1
Cbe1
>
1
RLCL
+ ω2RLCL. (7.18)
Both gm and Cbe grow linearly with a bias current of Tfb. However
Cbe contains a depletion capacitance term. Therefore, left part of the
inequality grows with the bias current. When element values were
substituted in the inequality, it was observed that Gbmi went negative
for Ifb > 3.3mA at 45 GHz, if the other devices were kept at ∼ 3mA.
Righthand size of this equation suggests that high value of bias current
in the core device would stabilize the amplifier, because of the current
dependent CL. However, to correctly evaluate an amplifier stability,
it is necessary to accurately know both real and imaginary part of the
device impedance as well as the impedance seen by the device [120].
It is also necessary to have both oscillators in a QVCO. This is not
possible in this simple equivalent representation of the oscillator. A
more accurate method of stability check is therefore proposed and will
be treated in the section 7.4.2.
The equivalent capacitance Cbmi from the eq.(7.16,7.17) is a down-
scaled version of Cbe1, as in the case of the resistively loaded emitter-
follower from eq.(7.5). The reduction factor ranges from 2 to 6.4 in a
bias range of 2− 5mA if the small-signal gm is considered. Calculated
in that way, Cbmi would range from 16 to 12 fF, which is 40-47%
of the total tank capacitance. Since a fundamental value of a large-
signal transconductance, Gm1, is highly dependent on a drive level of
a bipolar device [161], its value will in general be different from gm.
Therefore, the actual Cbmi would depend on the signal level as well.
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Consequently, oscillating frequency and quality factor would be de-
pendent on the nonlinear effects and difficult to predict. Recall that
a small Cbmi is desired since this capacitor is charged through Rb.
The buffered oscillator therefore offers the possibility to realize higher
quality resonator as compared to the simple oscillator case, where the
resonator was directly loaded by the two CE stages and the output
emitter-follower.
Miller transformation of Cbe1 to the output side determined Ybmo
component from Fig.7.7 (lower diagram). After that, a close approxi-
mation to the angle of the voltage transfer function V ′be/Vb1 was found,
∠
(
V
′
be
Vb1
)
' − arctan
(
1 + gm1RL
ωCbe1
gm1
+ gm1ωCL
)
. (7.19)
The derivation details can be found in the Appendix C. Apparently,
the angle lies between 0◦ and −90◦, which means that the free-running
oscillator will operate below the tank resonance frequency. After sub-
stitution of the small-signal element values for the two devices biased
at 3mA, the phase offset calculated at 55 GHz became −58◦. As in
the eq.(7.17), the drive dependent transconductance Gm1 should be
used in stead of small-signal gm1, making it difficult to predict the
phase-shift in the steady-state regime.
7.3.2 Simulated Open-Loop Response
Simulation of the open-loop voltage transfer characteristics of the sin-
gle buffered oscillator, is performed using small-signal models of the
core and feedback device, extracted at 3mA as in the case of simple os-
cillator in section 7.2.3. To improve the accuracy of the models, access
resistances of 10 and 11 Ω in emitter and collector, respectively, were
introduced. The oscillator loop was composed of two device models,
representing the core and feedback device, respectively, and resonator
with parasitics. The obtained transfer function is plotted in Fig.7.8.
Phase curve crosses zero at around 65◦ above the point where the
peak in magnitude occurs, which is in reasonable agreement with a
simplified analysis above, where 58◦ was predicted.
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Figure 7.8: Open-loop response of the small-signal model of the
buffered oscillator.
If two oscillators were coupled in a QVCO, the phase shift would
become even more negative, because of the additional capacitive load-
ing by the coupling device on the output of the feedback buffer. When
Rb was halved and Cbe doubled to approximately account for this, an
additional phase shift of −12◦ was observed. This again created a
5GHz negative offset in frequency. Gain at the oscillation frequency
reduced from 4.6 to 2.9.
Oscillation frequency of a QVCO based on the buffered oscillator
would increase with the coupling, as it was the case with the QVCO
based on the simple oscillator. Similarly, increase of the coupling can
either be accomplished through the increase in the current in the cou-
pling devices, or decrease in the current in the core devices. What
is different from the simple oscillator case is that this frequency shift
would bring the oscillator towards the tank resonance frequency. Ac-
cordingly, phase noise would improve with increasing the coupling
factor and the oscillation frequency.
7.4 QVCO Simulations Using Nonlinear HBT
Model
In this section, the simple and the buffered oscillator topologies will
be further evaluated as building blocks of a QVCO. The discussion is
based on various simulations performed in ADS.
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7.4.1 Harmonic Balance Simulation of the Two QVCO
versions
Performance of the two QVCOs based on the simple and buffered os-
cillator topologies, here denoted as QVCO1 and QVCO2, respectively,
were compared using Harmonic Balance (HB) simulation. Circuit dia-
grams of the two topologies have been presented in Fig.7.2 and Fig.7.6,
respectively. Coupling devices of the QVCOs were biased at 2.5 mA.
All the output buffers as well as the feedback buffer of the QVCO2
were biased at 4.1mA for high gain. Diode-connected core and cou-
pling devices of the QVCO1 are limited to Vce bias voltage range of
0.7− 0.85V , while those of the QVCO2 are limited to roughly double
that voltage. This is an inherent advantage of the buffered topology,
since larger voltage swing can be developed across the devices. Simu-
lation results are presented in Fig.7.9.
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Figure 7.9: HB simulation results for the two investigated QVCO
versions. Oscillation frequency, base peak voltage driving the output
HBTs and phase-noise at 1-MHz offset from the carrier, plotted versus
DC-current in the core transistors.
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The oscillation frequency of both QVCOs increases with decreas-
ing bias current Icr in the core devices, as expected. The voltage
swing Vcb, and hence the output power, of the QVCO1 rapidly de-
cays as Icr is reduced below 2 mA. One mechanism responsible for
this phenomenon is the dependence of device gain on Icr. Another
reason is that the magnitude of the loop transfer function reduces as
the frequency increases above the tank resonance. Likewise, the phase
noise increases rapidly due to this sudden decrease in Vcb and due to
flattening of the phase characteristics away from the resonance.
Recall that the loop transfer function of the simple oscillator peaks
slightly above the oscillation frequency. Furthermore, the bias mod-
ulated Cbe supports the tuning mechanism by moving the resonance
frequency in the same direction. These two effects in the QVCO1
are responsible for the almost constant phase noise and voltage in a
relatively wide frequency range.
Dependence of the transfer function magnitude on Icr seems to be
more favorable in QVCO2 case. As Icr and device gain is reduced, the
frequency is shifted towards resonance, where the magnitude of the
transfer function is higher. This is reflected in the relatively constant
voltage swing as compared to the QVCO1 case. The phase noise per-
formance improves near resonance, as expected. This improvement is
also supported by the fact that the core devices inject less noise at
reduced Icr.
Tuning range of both QVCOs was roughly 50% lower when cou-
pling transistors were used for tuning. The phenomenon has been ex-
plained before by the bias dependence of Cbe in QVCO1. The tuning
mechanisms are more complicated in the QVCO2 case. One possible
explanation is that the bias dependent Cbe of the core and coupling
devices controls the phase-shift through the eq.(7.19).
Frequency tuning of the two single oscillators was simulated as
well. By changing the currents from 2 to 4 mA, the simple and the
buffered oscillators were tuned in frequency ranges of 39-46 GHz and
48-54 GHz, respectively. The output buffers were removed as in the
small-signal simulations. It turns out that center frequencies of the
two bands lie around 8 and 7 GHz, respectively, below the frequencies
predicted by the small-signal models. This discrepancy is believed to
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be partly caused by the small-signal approximation of the transistor
in the analytical formulation.
In a wide frequency range the QVCO1 exhibits significantly lower
phase noise as compared to QVCO2. This is partially due to the fact
that the QVCO2 operates at roughly 25% higher frequency. This cor-
responds to a 1.9dB degradation in phase-noise as it can be expected
from Leeson’s equation (3.2). Moreover, feedback-buffers contribute
∼ 2dB to the phase-noise power. Despite that, when a 44fF capacitor
is added across the resonator inductor in the QVCO2, in order to shift
it to lower frequency range of QVCO1 where the Q-factor was higher,
it surpassed the QVCO1 by at least 1.3 dB in the achieved tuning
range, 36.5-42 GHz. This tuning range is comparable to that achieved
by the QVCO1 before the onset of strong phase-noise degradation, as
suggested by the Fig.7.9. The near-resonance operation is especially
more attractive in the QVCO2 architecture, since high-frequency and
low-noise performance are combined. After addition of the 44 fF ca-
pacitance in the QVCO2 tank, the tuning range shrank from 20% to
14%, since the phase of the tank impedance became steeper, and also
because the modulated device capacitances constituted smaller part
of the total capacitance.
7.4.2 Simulations of the Implemented QVCO
Circuit diagram of one oscillator of the implemented QVCO is shown in
Fig.7.10. The 2×115pH planar inductor was implemented as a single
turn, with grounded center tap, and it was EM simulated in Momen-
tum software. The HBT bias currents were presented in section 7.4.1.
The frequency is tuned by Vtune voltage, which determines the current
through the core devices Tcr. The current source Tt with a large emit-
ter length, LE=20µm, was employed to postpone saturation of that
device to high current, 9.5mA. Aiming at high oscillation frequency,
smallest emitter size, 3µm, is chosen for all other devices, which min-
imized the parasitic capacitances in the core. Though larger emitter
lengths, 6 and 10µm, exhibit slightly higher ft and fmax [133, 135],
oscillation frequencies achievable using these HBTs were, respectively,
5 and 7 GHz lower, owing to their larger capacitances. The intercon-
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nects were modeled using ADS microstrip model MLIN. The simula-
tion results are presented in Fig.7.11.
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Figure 7.10: Circuit diagram of the implemented buffered type oscil-
lator of the QVCO.
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Figure 7.11: Simulated phase error, phase noise, frequency and single-
ended output power of the implemented QVCO. The data are plotted
versus tuning voltage swept from -2.9 to -1.1 V in 0.3 V steps.
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Due to the inductive behavior of the interconnecting lines, the cir-
cuit now oscillates around 8GHz below the oscillation frequency of the
interconnect-free QVCO2, which performances have been presented
in the Fig.7.9. The phase-noise curve did not changed substantially.
The oscillator is tuneable between 39.5 and 47.5 GHz. Reducing the
inductor value from 115 to 90 pH would result in higher oscillation
frequency, 52.5 GHz. The price for this frequency enhancement would
be around 4 dB higher phase-noise and 2 dB lower output power.
Phase error in the Fig.7.11 is calculated as a deviations from the
90◦-phase relationship between two single ended QVCO outputs. The
phase error results from imperfections in the layout symmetry. The er-
ror is increasing with frequency. As the frequency approaches the tank
resonance phase noise improves and phase error increases. This is in
agreement with theoretical studies on this subject [209,212]. However,
as pointed out before, behavior of this QVCO deviates from these the-
oretical models, in the sense that the oscillation frequency approaches
the resonance frequency as the coupling gets stronger.
Stability of the Feedback Buffer
Simplified analysis of the buffered cross-coupled oscillator presented
in the section 7.3 predicted a risk of parasitic oscillations in the oscil-
lator loop, arising from a possibility to have negative resistance seen
into the base of the feedback buffer. In order to have more accurate
results, the full QVCO simulation setup described in the section 7.4.2
was employed. In the proposed small-signal simulation the loop was
broken at the base of the feedback device Tfb in a single oscillator of
the QVCO. The resulting two open ends, one looking into the base,
and another towards the other direction are denoted as A and B, re-
spectively, in the Fig.7.12. In order to simulate the correct impedance
seen into terminal A, the terminal B has to see the impedance of the
terminal A. This was accomplished by employing another open-loop
QVCO, which served as a termination to the first one. Continuing
so, a chain of QVCOs is formed as depicted. It was found by exper-
imenting that five QVCOs should be sufficient in order to make ZA
insensitive to the impedance seen by the other end, and vice versa.
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Now ZA and ZB represent the correct impedance values seen into the
open terminals of a QVCO. Two conditions for the oscillation startup
in a negative-resistance oscillator are [120]
RA +RB < 0, XA +XB = 0 (7.20)
whereRA,B are real andXA,B are imaginary parts of the two impedances
seen from the reference plains where the loop is open. In other words,
an oscillation in a system would start up at a frequency where the
two reactances cancel, and the sum of the two real parts is negative.
To verify whether the two conditions are satisfied in the QVCO, ZA
and ZB are simulated and plugged into the eq.(7.20). Result for the
QVCO biased at Vtune = 2V is shown in the Fig.7.13 (left plot).
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Figure 7.12: Small-signal stability simulation setup with cascaded
QVCO’s. Each QVCO loop is broken at same node.
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Figure 7.13: Simulation results for the setup from the Fig.7.12, before
(left plot) and after (right plot) insertion of a 30pH inductor in series
with collector of Tfb.
Fortunately, (RA +Rb) is positive where (XA +XB) crosses zero,
around 62 GHz. It was found that decreasing the bias current in Tfb
from 4.1mA to 1mA had a beneficial impact on the circuit stability,
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through the increase of RA by 7Ω. This trend can be expected from
the approximative equation (7.18).
Attempts were also made to identify the elements in the circuit
which would make the QVCO unstable. It turned out that the circuit
stability is rather dependent on parasitic inductance in series with
the collector of Tfb. Inserting a 30pH inductor in that path makes
the circuit unstable at 57 GHz, as depicted in Fig.7.13 (right plot).
This parasitic oscillation mode of the modified circuit was also veri-
fied in HB simulator. The QVCO oscillated around 54 GHz, but the
signals were not in quadrature. Phase relationships between the out-
put signals were highly disordered and dependent on the actual bias
conditions.
7.5 Experimental Results
A photograph of the realized QVCO, is provided in the Fig.7.14. Aim-
ing at high oscillation frequency, special care was devoted to design
the oscillator core with short interconnects. A thinnest allowable line
width of 4 µm was used for the interconnects, which reduced the core
area, and thereby the length of these lines, as well as the parasitic
capacitances. Characteristic impedance of the 4 µm microstrip line is
∼ 120Ω and the longest line is 75µm long. At 45GHz quarter wave-
length is ∼ 640µm. Hence the lines have predominately inductive
behavior. For the sake of quadrature accuracy, the overall layout was
organized with a high degree of symmetry.
Fig.7.15 illustrates the setup for measurement of the oscillation
frequency and the output power. The two oscillators of the QVCO,
referred as OSC1 and OSC2, respectively, are connected to the power
supplies through the PPPP power probes, and to the Agilent E4448A
spectrum analyzer through the Cascade Microtech ACP40-D double-
tip GSGSG probes. Supply voltages Vee and Vcp are connected to
-3.3V , and Vfb was used to adjust the current through the feedback
devices. Frequency tuning is carried out through variation of Vtune.
Single-ended output powers were recorded one by one for each output,
while tho other three outputs were terminated by 50Ω terminations.
Power losses in the cables, DC-blocks and probe heads were estimated
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using a through calibration standard, and subtracted from the mea-
surements. It was unfortunately not possible to measure quadrature
accuracy and phase noise using the available equipment.
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Figure 7.14: Photograph of the 1.45× 1.25 mm2 QVCO die.
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The measured power and frequency versus tuning voltage are pre-
sented in the Fig.7.16. Output power P(OSC1) was calculated as an
average power of the two single ended outputs of the oscillator OSC1.
The presented P(OSC2) is calculated in the same way for the OSC2. It
is believed that the deviation between the two power-curves is caused
mainly by asymmetry in the setup, e.g. with respect to bias currents
and losses in the cables and the bias tees. Power variation across the
tuning range is low, as can be expected from the simulations.
Single-ended power averaged across whole tuning range is 14.7
dBm. This is about 1.5dB lower than expected from the simulated
results in the Fig.7.11. The achieved tuning range is 3GHz wider than
expected - the lowest operating frequency is downshifted by 2.5 GHz,
and the highest frequency is upshifted by 0.5 GHz. Power level in the
circuit is sensitive to the series base resistance Rb forming a voltage
divider with Cbe in the core devices. Tuning range is also sensitive
to it since Rb flattens the phase characteristic of the resonator. An
attempt to increase Rbi parameter in the HBT model from 44 to 60 Ω
caused both the power and the tuning range to agree with simulations.
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Figure 7.16: Measured frequency and output power of the two oscilla-
tors of the QVCO.
Table 7.2, which compares the developed QVCO to the other high-
frequency QVCO MMICs. The achieved oscillation frequency and
tuning range represent state-of-the-art results.
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Tuning Phase noise
Technology range @1(3) MHz Pout Ref.
[GHz] [dBc/Hz] [dBm]
90nm SOI CMOS 38-43 (-80...-87) >-7.5 [45]
90nm CMOS 31-41 -104* [46]
0.25µm BiCMOS 23-24.4 -94 [47]
(CMOS)
0.25µm BiCMOS 30.6-32.6 -97 [48]
(SiGe HBT)
0.4µm SiGe HBT 24.8-28.9 -84.2 -14.7** [49]
1.5µm InP HBT 37-47.8 -85...-88* -14.7 this
(-95...-98*) work
* simulated, **per differential output
Table 7.2: Published QVCOs and this work.
7.6 Discussion
Number of assumptions were made while analyzing the simple and
the buffered cross-coupled oscillators using a feedback approach. In
spite of that, the equivalent circuits provided a useful insight into
the oscillator behavior. The analysis identified series base resistance,
B-E capacitance and interconnect line inductance as the major per-
formance limiting factors in a differential oscillator. Moreover, if a
high oscillation frequency is desirable, interconnecting lines should be
routed such that largest parasitic capacitances in a loop concentrate
around the resonator inductor. The analysis also encompassed the
series resonator capacitance that can be used to extend the operating
frequency and loop gain. A simple analytical expression for optimum
capacitance value was suggested.
The QVCO architecture based on the buffered oscillator type be-
haves fundamentally different from that based on the simple differ-
ential oscillator - as the coupling strength increases, the oscillation
frequency approaches the tank resonance frequency. A stand-alone
buffered oscillator would operate below the resonance where the phase
noise is relatively high. However, when the frequency is shifted up by
a strong coupling in a QVCO, it offers an improved phase-noise and
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high frequency simultaneously. At the highest simulated frequency of
47.5 GHz, phase noise is -88 dBc/Hz. Modulation of the device ca-
pacitances interacts with the coupling control mechanism, and can be
exploited to increase the useful tuning range without compromising
the phase noise.
A straightforward linear simulation method for detecting unwanted
oscillation modes in a QVCO was suggested and applied to the buffered
QVCO architecture.
A first InP HBT based QVCO for mm-wave frequency range was
developed. It was based on the buffered oscillator type. The circuit
generated an average power of -14.7 dBm per single-ended output, and
exhibited state-of-the-art frequency of operation and tuning range,
37-47.8 GHz. These results are in reasonable agreement with the
simulations. Simulated phase noise ranged from -85 to -88 dBc/Hz
at 1MHz offset from the carrier. The presented results prove the
suitability of InP HBT process from ATL for implementation of mm-
wave quadrature oscillators.
Chapter 8
Conclusions and Future
Work
Conclusions
Throughout this thesis, a technology investigation and design of cir-
cuits for signal generation and amplification has been performed in
view of efficiency, power and frequency of operation. For construction
of circuits it has been aimed at high-breakdown technologies. Gallium-
nitride HEMT technology was used to deign a microwave high-power
amplifier, while indium-phosphide HBT technology was selected for
the design of mm-wave power amplifier and quadrature VCO.
One-tone measurements of the investigated GaN HEMT device,
performed at 8 GHz, indicated that deep class-AB bias provides a
good balance between high gain and power added efficiency. In a two-
tone test, same bias point offered lowest third order intermodulation
distortion (IMD3) at power levels beyond 1dB back-off. An IMD3
better than -30 dBc was measured at output powers ranging up to
2dB compression level. The design of two-stage 8GHz PA MMIC
was accomplished based on power HEMTs biased in deep class-AB (80
mA/mm). Regarding the PAE enhancement at this operating point, a
2nd harmonic tuning turned out to be an essential design issue, and was
applied to the output-stage transistors. Simulated source and load 2nd
harmonic impedances, needed for highest PAE, resulted in voltage and
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current waveforms that resemble those of a parallel-tuned amplifier
with short-circuited harmonics. Without accounting the undertaken
harmonic manipulation and associated PAE enhancement, a PAE of
31.3% and 42.5 dBm saturated output power are expected from the PA
circuit. These results are competitive to those reported for the state-
of-the-art MMICs. The simulated small-signal gain is 21dB, and 1dB
bandwidth is from 7.7 to 8.4 GHz. The PA would hence be useful in
satellite uplink communications. The circuit is being fabricated.
At millimeter-wave frequencies InP HBT technology offers attrac-
tively high bias voltage and power density. This inspired investigation
of InP HBT technology for the E-band PA design. High power density
is, however, also offered by SiGe HBTs. To get a deeper insight into
the characteristics of the two HBT technologies, an accurate small-
signal and large-signal VBIC model of a 0.21µm SiGe HBT have been
extracted. For this purpose, a widely used ’open-short’ de-embedding
method was improved to account for distribution of the HBT test
structure parasitics. A method to correct a de-embedding error re-
sulting from probe positioning inaccuracy was also suggested.
When simulated in a 73GHz power amplifier, the SiGe HBT device
shows seven times higher DC-current per unit emitter area as com-
pared to the provided InP HBT device. Despite that fact, the SiGe
HBT shows lowest junction temperature. High breakdown voltage of
the InP HBT facilitates, however, higher output power, efficiency and
the design of matching circuits. Regarding the second-order effects in
the investigated HBT devices, large oxide capacitance severely reduces
input and output impedances of the SiGe HBT, while high collector
resistance diminishes the output power of the InP HBT.
A two-stage InP HBT power amplifier employing 8×(10×1.5 µm2)
device periphery in each stage has been developed. The driver stage
saturates at high power levels and improves linear performance. The
developed four-transistor power cell provides equal combining charac-
teristics and load impedance to all four HBTs. Resistors integrated
with the bias circuitry assured stability of the PA stages, without
compromising the gain. A method for simulating odd-mode oscil-
lations has been presented and successfully applied to stabilize the
driver stage using a single resistor. The PA demonstrated peak small-
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signal gain of 7.5 dB at 77 GHz while drawing 320 mA from a 2.4V
supply. The 3dB gain bandwidth was 45%. The simulated output
power, ∼150 mW with PAE of 15% are record results for an InP HBT
PA operating above 50 GHz. Deviations between simulated and mea-
sured S-parameters will eventually cause degradations in the predicted
output power and PAE.
Another circuit developed in InP HBT technology is a mm-wave
quadrature VCO. This is, to the author’s knowledge, the only InP
HBT based mm-wave QVCO reported to date. Together with the
developed InP HBT PA, this oscillator has potential application in
E-band communication front-end. The frequency is tuneable through
variation of the coupling strength between the two identical LC-oscilla-
tors. Modulation of the bias-dependent HBT capacitances interacts
with the coupling control mechanism, and was exploited to increase the
QVCO’s tuning range without compromising its phase-noise. Two dif-
ferential cross-coupled oscillator topologies were analyzed using feed-
back approach. It was shown that the CbeRb time constant is among
the most important performance limiting factors in the HBT. Achieve-
ment of a high oscillation frequency demands that, the interconnects
are routed such that the largest capacitances in the loop concentrate
around the parallel resonator inductor. A resonator coupling capacitor
can be used to extend the operating frequency and loop gain, and an
expression for the optimum capacitance value was suggested. A simple
linear simulation method for detecting unwanted parasitic oscillations
in a QVCO was presented and applied to the developed QVCO. The
MMIC generated an average power of -14.7 dBm per single-ended out-
put, and exhibited state-of-the-art frequency and tuning range, 37-47.8
GHz. These data were in reasonable agreement with the simulations.
Simulated phase noise ranged from -85 to -88 dBc/Hz at 1MHz offset
from the carrier.
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Future Work
Circuit analysis and designs undertaken in this thesis dealt with some
important issues within the field of signal power generation and ampli-
fication at microwave and mm-wave frequencies. Nevertheless, there
are still plenty of challenges to be met.
Availability of accurate GaN HEMT models will aid in the devel-
opment of highly linear and highly efficient high-power amplifiers. In
particular, optimization of two-stage solutions will benefit from bet-
ter model accuracy. Moreover, power amplifier optimization at higher
power levels, e.g. in light compression regime, will be possible.
The first attempts to develop a high power amplifier and a high-
frequency QVCO in the used InP HBT process brought some promis-
ing results. The next InP HBT MMIC to be designed for the 71-
86GHz E-band transmitter chipset will be a subharmonic mixer. Fu-
ture activities will moreover seek to enhance the amplifier gain and
oscillator phase-noise performance, through assessment of other cir-
cuit architectures. The acquired knowledge will eventually push the
circuit design towards higher power levels and higher frequencies.
Appendix A
GaN HEMT Power
Amplifier Schematic
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Figure A.1: Circuit diagram of the realized power amplifier. Com-
ponent values are identical in the two circuit half-parts symmetrical
around horizontal center axis.
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Component Value Unit Component Value Unit
L1 627 pH C4 38 pF
R1 190 Ω C5 15.5 pF
R2 10 Ω C6 50 pF
R3 10 Ω C7 900 fF
R4 6.67 Ω C8 1763 fF
R5 15 Ω C9 876 fF
R6 30 Ω C10 876 fF
R7 5 Ω C11 1800 fF
R8 150 Ω C12 1187 fF
C1 1800 fF C13 1066 fF
C2 590 fF C14 1018 fF
C3 5 pF C15 20 pF
C16 20 pF
C17 1475 fF
Table A.1: Component values for the PA circuit from the Fig.A.1.
Appendix B
InP HBT Power Amplifier
Schematic
Component Value Unit Component Value Unit
Cs1 192 fF Cc2 1.17 pF
Cs2 209 fF Cc3 11.4 pF
Cs3 270 fF Cc4 1.14 pF
Cp1 279 fF Lb1 286 pH
Cp2 322 fF Lb2 286 pH
Cb1 362 fF Rb1 80 Ω
Cb2 1.6 pF Rb2 80 Ω
Cb3 176 fF Rc1 15 Ω
Cb4 2.21 pF Rc2 15 Ω
Cc1 15.7 pF Rodd 10 Ω
Table B.1: Component values for the PA circuit from Fig.B.1.
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Figure B.1: Schematic for the developed InP HBT power amplifier
MMIC. The MIM capacitors Cp1 and Cp2 are incorporated into the
power cells as indicated in the cell layout in Fig.6.3.
Appendix C
Derivations of the Oscillator
Equations
This appendix explains the derivation of the equations for the simpli-
fied small-signal oscillator model from the Fig.7.7 (lower plot). The
diagram is repeated in the Fig.C.1.
g
m
V
be Lr
V
c
g
m1
V
be1
V
b1 Ve1
R
L
R
b1
C
bc1 Gbmi
Feedback-buffer
C
bmi
Y
bmo CL
C
bc,eq
+C
r
+
V
be
-
+
V’
be
-
Figure C.1: Simplified equivalent diagram of the buffered cross-
coupled oscillator. A copy of the Fig.7.7 (lower plot).
All approximations in the following analysis were validated in fre-
quency range 30-70GHz, and 2-5mA bias currents Ifb and Icr of the
feedback buffer and core transistors, respectively. Note that Icr in the
simplified small-signal model represents the current of three different
devices, core, coupling and output device, but in the real circuit, only
the core device current is varied. To reduce the size of the expressions
in the following derivations, a frequency dependent subfunction F is
introduced,
F =
1
1 + (ωCLRL)
2 . (C.1)
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Here, the product CLRL is the time constant of the parasitics
loading the feedback-buffer. The cut-off frequency 1/(2piCLRL) ranges
from 24 to 37 GHz in the given bias-current range of the loading-
transistors.
Voltage transfer function Ve1/Vb1 of the buffered oscillator small-
signal equivalent circuit from the Fig.C.1 is found to be
A =
Ve1
Vb1
=
gm1 + sCbe1(
gm1 + 1RL − FRL
)
+ s (Cbe1 + CLF )
(C.2)
' gm1 + sCbe1(
gm1 + 1RL
)
+ s
(
Cbe1 + CL 11+(ωCLRL)2
) (C.3)
The F/RL is neglected in the eq. C.3 since it is at least 6.7 times
smaller as compared to the sum of the other real terms. The expression
is increasingly valid as the frequency goes beyond 30 GHz, since the
F-term disappears.
Miller transformation of the Cbe1 to the input side of the feedback-
buffer provides the equivalent input admittance
Ybmi = sCbe1(1−A) (C.4)
= sCbe1
(
gm1
RL
+ 1
R2L
)
+ ω2CLF (Cbe1 + CLF ) + s
(
gm1CLF − Cbe1RL
)
(
gm1 + 1RL
)2
+ ω2 (Cbe1 + CLF )
2
(C.5)
' ω2Cbe1
Cbe1
RL
− gm1 CL1+(ωCLRL)2
(1 + gm1RL)
+ sCbe1
1
1 + gm1RL
(C.6)
= Gbmi + sCbmi. (C.7)
Two simplifications have been made in eq.(C.5). Namely, the ω2-
terms in numerator and denominator have been neglected since they
are more than order of magnitude smaller than the two other real
terms in the numerator and the denominator, respectively. Ybmi com-
ponent will affect behavior of the resonator in the Fig.C.1.
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Similarly, an equivalent impedance
Ybmo = sCbe1
1
1−A (C.8)
= sCbe1
−1
RL
− sCLF
gm1 + sCbe1
(C.9)
= sCbe1
−ω2Cbe1CLF − gm1RL + s
(
Cbe1
RL
− gm1CLF
)
(ωCbe1)
2 + g2m1
 (C.10)
' ω
2Cbe1
gm1
(
CLF − Cbe1
gm1RL
)
− s Cbe1
gm1RL
(C.11)
can be connected to the output side. It was shown that the two ω2-
terms in eq.(C.10) are more than order of magnitude smaller as com-
pared to the dominant real terms in the numerator and denominator,
respectively. Therefore they have been omitted in the derivation of
the eq.(C.11).
The two admittances of the Miller equivalent circuit from the
Fig.C.1 are now derived. Next step towards determination of the os-
cillation frequency is to find the voltage transfer function V ′be/Vb1. It
is given by
V
′
be
Vb1
=
gm1
(sCLRL + 1)
(
Ybmo + 1RL + gm1
)
− 1RL
(C.12)
' gm1
(sCLRL + 1)
(
−s Cbe1gm1RL + 1RL + gm1
)
− 1RL
. (C.13)
where the approximation is justified by the fact that the real part of
the Ybmo from the equations (C.8)-(C.11) is two orders of magnitude
smaller as compared to 1/RL+gm1. Separation of the Ybmo in eq.(C.11)
into real and imaginary part has greatly simplified the subsequent
derivations, since its rather large expression is reduced to a single
imaginary term. Expression for the angle of the transfer function
from eq.(C.13) becomes relatively simple,
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∠
(
V
′
be
Vb1
)
= − arctan
(
1 + gm1RL − Cbe1CLgm1RL
ωCbe1
gm1
+ gm1ωCL
)
(C.14)
' − arctan
(
1 + gm1RL
ωCbe1
gm1
+ gm1ωCL
)
. (C.15)
The neglected last term of the numerator of eq.(C.11) is more than 20
times smaller than (1 + RLgm1) in above-mentioned frequency range
and bias range. Figure C.2 compares the calculated phase of eq.(C.15)
with with an exact phase, calculated without any simplifications made
in this chapter. Despite of the simplifications, an excellent agreement
has been achieved in the expected bias range, 2-5 mA and frequency
range 30-70 GHz. At lower bias of the feedback buffer, Ifb < 2mA,
the equation C.15 is not longer valid in the higher frequency range as
indicated in the rightmost plot.
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Figure C.2: Exact phase (-) and phase approximated by eq.(C.15) (··)
at three different combinations of the bias currents.
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